531JB113M000BGR datasheet, PDF

Datasheet> All Categories > oscillator> 531JB113M000BGR

531JB113M000BGR: DescriptionCMOS Output Clock Oscillator, 113MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531JB113M000BGR Overview

CMOS Output Clock Oscillator, 113MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531JB113M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	113 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Operational amplifier stabilized power supply circuit 2

Microprocessor power supply circuit diagram using two DC and DC converters

5V step-down converter

Pressure sensor remote interface circuit

Low frequency sawtooth oscillator

DUM23-48/300II AC power distribution unit electrical schematic diagram

Can the PC parallel port be connected directly to the COMs circuit?: Can the PC parallel port be connected directly to the COMs circuit?...; mcd511786450 Embedded System

[ESP32-S2-Kaluga-1 Review] Running ESP32 Four Bitter B Test: 1. The worst part of using new tools and new scammers is actually testing them for free. If they work, it's fine. If they don't, you're out of luck. This post is very short, but it took a long time, a...; 北方 Domestic Chip Exchange

Interested in taking a written test on C language?: First you should run it on your machine, then paste the code! ~ Title: The program has only two variables a and b, use macro definition to swap the values of a and b! ~ The first chip to be made will ...; wanghongyang Linux and Android

DIY "Digital Signal" Generator: Digital signal generator Many students should have had this experience. When you get a new chip for design and debugging, you may encounter that the chip cannot work properly. You always don't know wh...; deweyled DIY/Open Source Hardware

Download the document and win a gift: Tektronix Arbitrary Waveform Generator, breaking through cost limits and overcoming challenges: [align=center] [/align][size=4][b] Cloning the Challenges of RF Signal Generation in Quantum Computing with New DAC Technology[/b][/size] [p=25, null, left][size=3]In this application note, we introdu...; EEWORLD社区 Test/Measurement

I want to lay off an employee, can you give me some advice?: From the EEWORLD moderator group: 68652484 Can anyone tell me? I want to lay off an employee, but this employee is very special. He was a colleague of mine in my previous company. I recruited him, but...; cscl Talking about work

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components