EEWORLDEEWORLDEEWORLD

Part Number

Search

511JBA200M000BAG

Description
Standard Clock Oscillators Single Frequency XO, OE Pin 1
CategoryPassive components   
File Size651KB,31 Pages
ManufacturerSilicon Laboratories
Environmental Compliance
Download Datasheet Parametric View All

511JBA200M000BAG Online Shopping

Suppliers Part Number Price MOQ In stock  
511JBA200M000BAG - - View Buy Now

511JBA200M000BAG Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 1

511JBA200M000BAG Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryStandard Clock Oscillators
RoHSDetails
Frequency200 MHz
Frequency Stability50 PPM
Load Capacitance15 pF
Operating Supply Voltage1.8 V
Supply Voltage - Min1.71 V
Supply Voltage - Max1.89 V
Output FormatLVDS
Termination StyleSMD/SMT
Package / Case5 mm x 3.2 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length5 mm
Width3.2 mm
Height1.17 mm
PackagingTray
Current Rating19 mA
TypeCrystal Oscillator
Duty Cycle - Max52 %
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Si510/511
Rev. 1.3 12/17
Copyright © 2017 by Silicon Laboratories
Are there any friends who are familiar with wireless mouse development?
Looking for someone who is familiar with wireless mouse development. I have a similar device and need someone who is familiar with hardware and software to talk to. The product may be outsourced to an...
whimsy Embedded System
FPGA PLL
The FPGA has 4 PLLs, each PLL has 4 inputs, What are the differences between these PLLs? Why so many? They are connected to the global clock, so the functions of these PLLs should be the same, right? ...
tianma123 FPGA/CPLD
I would like to ask the class owner a question about the IO port! Thank you!
Moderator, I have a question.I use PA0~PA7 of GPIOA of STM32F103V8 to connect SRAM data (D0~D7)and make the following settings: GPIOA->CRL = 0x55555555 //01: general open-drain output mode, 01: output...
springmorn stm32/stm8
[GD32E231 DIY Contest]——08. Solution to using JLINK to debug and download GD32E231
[i=s] This post was last edited by xld0932 on 2019-4-26 21:23 [/i] [size=3] The GD32E231 series chips are MCUs based on the ARM Cortex-M23 core designed based on the ARMv8-M baseline architecture. In ...
xld0932 GD32 MCU
2440 What are the most basic header files usually needed or what files do ads projects usually need to include?
For beginners, what are the most basic files that are usually needed to build an ads 2440 project? (After adding these files, all common functions can be realized: including interrupts, uart, ad conve...
ggyggu Embedded System
Learn about the development of FPGA in one article - reducing power consumption and price by 10,000 times
[url=http://xilinx.eetrend.com/news/10909]Original address[/url] [align=left][color=rgb(46, 46, 46)][font=微软雅黑, "][color=#FF8000]Author: Steve Trimberger, Xilinx, Fellow of the Institute of Electrical...
白丁 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1476  1932  2409  1751  1256  30  39  49  36  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号