EEWORLDEEWORLDEEWORLD

Part Number

Search

590AA155M520DGR

Description
Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)
CategoryPassive components   
File Size394KB,15 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

590AA155M520DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
590AA155M520DGR - - View Buy Now

590AA155M520DGR Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)

590AA155M520DGR Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryStandard Clock Oscillators
Frequency155.52 MHz
Frequency Stability100 PPM
Load Capacitance15 pF
Operating Supply Voltage3.3 V
Supply Voltage - Min2.97 V
Supply Voltage - Max3.63 V
Output FormatLVPECL
Termination StyleSMD/SMT
Package / Case7 mm x 5 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length7 mm
Width5 mm
Height1.65 mm
PackagingBox
Current Rating110 mA
TypeCrystal Oscillator
Duty Cycle - Max55 %
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Ordering Information:
See page 7.
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si590 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
NC
CLK
Functional Block Diagram
V
DD
CLK– CLK+
17 k
*
Fixed
Frequency
XO
Si590 (CMOS)
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
V
DD
CLK–
CLK+
OE
OE
NC
GND
1
2
3
6
5
4
17 k
*
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.1 12/17
Copyright © 2017 by Silicon Laboratories
Si590/591
Let's all transplant u-boot from today!
Recently I ported u-boot to QQ2440. Since everyone has mini2440, let's port u-boot to mini2440! I think the most troublesome part of the process is the support for NANDFLASH. As for other clock and ot...
daicheng Embedded System
Can S3C6410 become the leader of the new round?
In the second half of last year, Samsung launched S3C6410. Due to its advantages such as high main frequency and strong video processing capability, it was shrouded in the halo of ARM11 and continued ...
clark Embedded System
EEWORLD University ---- Automotive eCall Power Solution
Automotive eCall Power Solution : https://training.eeworld.com.cn/course/4963...
wanglan123 Power technology
Help!
What does STA8058 output? Is it N-code format or self-defined? The PDF doesn't say....
dai189 Integrated technical exchanges
Getting Started with C Programming in Linux
Introductory textbook...
cqwjfb Linux and Android
EE_FPGA_V1.0 Beginner DIY Progress
Pictured above:1. After getting the board, I started to check it (it seems that the LED was not sent to me, maybe Master Xuankong installed it. Fortunately, it was still on the previous board, so I to...
scbzlijun FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1242  185  500  152  383  25  4  11  8  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号