EEWORLDEEWORLDEEWORLD

Part Number

Search

510KCA000268BAG

Description
Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)
CategoryPassive components   
File Size651KB,31 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

510KCA000268BAG Online Shopping

Suppliers Part Number Price MOQ In stock  
510KCA000268BAG - - View Buy Now

510KCA000268BAG Overview

Standard Clock Oscillators Single Frequency XO, OE Pin 2 (OE Pin 1 CMOS)

510KCA000268BAG Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryStandard Clock Oscillators
Frequency0.1 MHz to 212.5 MHz
Frequency Stability30 PPM
Load Capacitance15 pF
Operating Supply Voltage1.8 V
Supply Voltage - Min1.71 V
Supply Voltage - Max1.89 V
Output FormatCMOS
Termination StyleSMD/SMT
Package / Case5 mm x 3.2 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length5 mm
Width3.2 mm
Height1.17 mm
PackagingTray
Current Rating21 mA
TypeCrystal Oscillator
Duty Cycle - Max52 %
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Si510/511
Rev. 1.3 12/17
Copyright © 2017 by Silicon Laboratories
Does anyone know what's wrong with this circuit diagram?
The attachment is the circuit diagram!! I don’t know why the simulation cannot be done!!!...
飞利浦 51mcu
[Linux Self-study Guide] How to grasp the key points?
1. How to learn vim? The first step in learning Linux is to learn how to use vim. Vim is actually an editor in command mode, which makes beginners feel that this tool is very mysterious. Compared with...
奋斗之路 Linux and Android
Learn ARM from scratch, Nucleo resource summary
I received the Nucleo development board from EEworld this morning. Thank you very much. I took some time to look at the board after work in the afternoon. There is a default LED flashing program. The ...
眼大5子 stm32/stm8
Yuan Fang, what do you think about the reset and clearing operation of the line network?
I use force-release to force the net to be assigned a value and then release it. But the compilation reports an error and I have no idea what to do. Can Yuanfang help me? always @(posedge clk) if(rst)...
gongdragon FPGA/CPLD
3G and 4G signals
To enable mobile phone designers to more effectively manage wireless mobile phone power, extend battery life, and better handle complex 3G and emerging 4G signals, ADI recently launched a radio freque...
maker RF/Wirelessly
Who can make an Android Bluetooth host computer or has a tutorial? Please help
Does anyone know how to make a host computer for an Android phone? How is this programmed? Are there any detailed information or tutorials?...
yjq1059959184 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1210  1604  1866  1346  2461  25  33  38  28  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号