ATMEGA88V datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> The embedded processor and controller> ATMEGA88V

ATMEGA88V: Description8-BIT, FLASH, 10 MHz, RISC MICROCONTROLLER, PDIP28; Categorysemiconductor The embedded processor and controller; File Size3MB，374 Pages; ManufacturerAtmel (Microchip)

Download Datasheet Parametric View All

ATMEGA88V Overview

8-BIT, FLASH, 10 MHz, RISC MICROCONTROLLER, PDIP28

ATMEGA88V Parametric

Parameter Name	Attribute value
External data bus width	0.0
Number of input and output buses	23
Number of terminals	28
Minimum operating temperature	-40 Cel
Maximum operating temperature	85 Cel
Line speed	10 MHz
Processing package description	0.300 INCH, GREEN, PLASTIC, DIP-28
state	Active
microprocessor_microcontroller_peripheral_ic_type	MICROCONTROLLER, RISC
ADC channel	YES
Address bus width	0.0
Number of digits	8
clock_frequency_max	10 MHz
cpu_family	AVR RISC
DAC channel	NO
DMA channel	NO
jesd_30_code	R-PDIP-T28
Packaging Materials	PLASTIC/EPOXY
ckage_code	DIP
ckage_equivalence_code	DIP28,.3
packaging shape	RECTANGULAR
Package Size	IN-LINE
wer_supplies	2/5
PWM channel	YES
qualification_status	COMMERCIAL
m__bytes_	1024
ROM programming	FLASH
m__words_	8192
seated_height_max	4.57 mm
sub_category	Microcontrollers
Maximum supply voltage	12 mA
Rated supply voltage	3 V
Minimum supply voltage	2.7 V
Maximum supply voltage	5.5 V
surface mount	NO
Craftsmanship	CMOS
Temperature level	INDUSTRIAL
terminal coating	NOT SPECIFIED
Terminal form	THROUGH-HOLE
Terminal spacing	2.54 mm
Terminal location	DUAL
length	34.67 mm
width	7.62 mm
dditional_feature	OPERATES AT 1.8 V MINIMUM SUPPLY AT 4 MHZ

Preview

Download Datasheet

View All

Features

•

High Performance, Low Power AVR

8-Bit Microcontroller

•

Advanced RISC Architecture

– 131 Powerful Instructions – Most Single Clock Cycle Execution

– 32 x 8 General Purpose Working Registers

– Fully Static Operation

– Up to 20 MIPS Throughput at 20 MHz

– On-chip 2-cycle Multiplier

Non-volatile Program and Data Memories

– 4/8/16K Bytes of In-System Self-Programmable Flash (ATmega48/88/168)

Endurance: 10,000 Write/Erase Cycles

– Optional Boot Code Section with Independent Lock Bits

In-System Programming by On-chip Boot Program

True Read-While-Write Operation

– 256/512/512 Bytes EEPROM (ATmega48/88/168)

Endurance: 100,000 Write/Erase Cycles

– 512/1K/1K Byte Internal SRAM (ATmega48/88/168)

– Programming Lock for Software Security

Peripheral Features

– Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode

– One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture

Mode

– Real Time Counter with Separate Oscillator

– Six PWM Channels

– 8-channel 10-bit ADC in TQFP and QFN/MLF package

– 6-channel 10-bit ADC in PDIP Package

– Programmable Serial USART

– Master/Slave SPI Serial Interface

– Byte-oriented 2-wire Serial Interface (Philips I

C compatible)

– Programmable Watchdog Timer with Separate On-chip Oscillator

– On-chip Analog Comparator

– Interrupt and Wake-up on Pin Change

Special Microcontroller Features

– Power-on Reset and Programmable Brown-out Detection

– Internal Calibrated Oscillator

– External and Internal Interrupt Sources

– Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and

Standby

I/O and Packages

– 23 Programmable I/O Lines

– 28-pin PDIP, 32-lead TQFP, 28-pad QFN/MLF and 32-pad QFN/MLF

Operating Voltage:

– 1.8 - 5.5V for ATmega48V/88V/168V

– 2.7 - 5.5V for ATmega48/88/168

Temperature Range:

– -40

C to 85

Speed Grade:

– ATmega48V/88V/168V: 0 - 4 MHz @ 1.8 - 5.5V, 0 - 10 MHz @ 2.7 - 5.5V

– ATmega48/88/168: 0 - 10 MHz @ 2.7 - 5.5V, 0 - 20 MHz @ 4.5 - 5.5V

Low Power Consumption

– Active Mode:

250 µA at 1 MHz, 1.8V

15 µA at 32 kHz, 1.8V (including Oscillator)

– Power-down Mode:

0.1µA at 1.8V

•

8-bit

Microcontroller

with 8K Bytes

In-System

Programmable

Flash

ATmega48/V

ATmega88/V *

ATmega168/V *

* Preliminary

•

Rev. 2545J–AVR–12/06

ATmega48/88/168

1.1

1.1.1

Pin Descriptions

VCC

Digital supply voltage.

1.1.2

GND

Ground.

1.1.3

Port B (PB7:0) XTAL1/XTAL2/TOSC1/TOSC2

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The

Port B output buffers have symmetrical drive characteristics with both high sink and source

capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up

resistors are activated. The Port B pins are tri-stated when a reset condition becomes active,

even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscil-

lator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting

Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7..6 is used as TOSC2..1

input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in

”Alternate Functions of Port B” on page

and

”System Clock and Clock Options” on page 27.

1.1.4

Port C (PC5:0)

Port C is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The

PC5..0 output buffers have symmetrical drive characteristics with both high sink and source

capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up

resistors are activated. The Port C pins are tri-stated when a reset condition becomes active,

even if the clock is not running.

1.1.5

PC6/RESET

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical char-

acteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin

for longer than the minimum pulse length will generate a Reset, even if the clock is not running.

The minimum pulse length is given in

Table 27-3 on page 307.

Shorter pulses are not guaran-

teed to generate a Reset.

The various special features of Port C are elaborated in

”Alternate Functions of Port C” on page

81.

1.1.6

Port D (PD7:0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The

Port D output buffers have symmetrical drive characteristics with both high sink and source

capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up

2545J–AVR–12/06

Recommended Resources

Keyed oscillator circuit diagram designed by CC4528

The working principle of common collector amplifier circuit

Add a timer circuit to the radio

85——145V DC adjustable voltage stabilized power supply circuit diagram

Voltage amplifier circuit diagram

Manual telephone switchboard power charging and power supply fully automatic switching device circuit diagram

About serial port interruption: Someone told me that turning off the serial port interrupt does not mean not receiving data, but it just means not generating an interrupt signal after receiving data... What does this mean???? Can an...; 1157421908 MCU

Please tell me about the implementation of multi-level menu: Dear seniors: Hello!How to implement a multi-level menu? I want to implement such a function. After booting up, it will enter a main menu, and then there are four submenus under the main menu, and the...; dhu2060427 stm32/stm8

A large number of idle ARM development boards: I have several development boards, which are completely idle and take up space. I am going to sell some of them and try other things. Especially the accessories of biped robots, such as mechanics and ...; flyaqiao Robotics Development

Read and write PCI bus: How do I read and write peripherals on the PCI bus? What functions do I use? Can I just read the port like the CPU internal bus?...; wujiangong Embedded System

Are 2G and 3G going to be phased out? Why is 3G being phased out faster than 2G?: As we enter 2020, my country is accelerating the commercialization of 5G networks. With the rapid popularization of 4G, is it time for 2G and 3G networks to be phased out? What should be done with the...; tianwanghulian Industrial Control Electronics

A strange problem occurred in a piece of code I wrote.: As shown in the code, I use stp to capture the signal. After running for a while, it works normally, but a strange phenomenon occurs. When flag_se = 1'b1 and full_se = 1'b0, the if condition is met an...; 隔壁阿昊 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components