SI5351A-B06034-GMR datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> SI5351A-B06034-GMR

SI5351A-B06034-GMR: DescriptionClock Generators & Support Products I2C Prog, Any Frequency, Any Output, Xtal Ref, 8-Output LVCMOS Clock Gen; Categorysemiconductor Analog mixed-signal IC; File Size2MB，41 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

SI5351A-B06034-GMR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SI5351A-B06034-GMR	-	-	View	Buy Now

SI5351A-B06034-GMR Overview

Clock Generators & Support Products I2C Prog, Any Frequency, Any Output, Xtal Ref, 8-Output LVCMOS Clock Gen

SI5351A-B06034-GMR Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Clock Generators & Support Products
Type	Programmable Clock Generators
Maximum Input Frequency	27 MHz
Max Output Freq	200 MHz
Number of Outputs	8 Output
Duty Cycle - Max	60 %
Operating Supply Voltage	2.5 V, 3.3 V
Operating Supply Current	27 mA
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Mounting Style	SMD/SMT
Package / Case	QFN-20
Packaging	Box
Output Type	CMOS
Product	Clock Generators
Jitter	70 ps
Supply Voltage - Max	3.6 V
Supply Voltage - Min	2.25 V

Preview

Download Datasheet

View All

Si5351A/B/C-B

C - P

R O G R A M M A B L E

-F

R E Q U E N C Y

C M O S C

LO CK

EN ER ATO R

+ V C X O

Features



www.silabs.com/custom-timing



Generates up to 8 non-integer-related

frequencies from 2.5 kHz to 200 MHz



C user definable configuration

Exact frequency synthesis at each output



(0 ppm error)

Highly linear VCXO



Optional clock input (CLKIN)

Low output period jitter: < 70 ps pp, typ



Configurable spread spectrum selectable



at each output

Operates from a low-cost, fixed frequency



crystal: 25 or 27 MHz



Supports static phase offset

Programmable rise/fall time control

Glitchless frequency changes

Separate voltage supply pins provide

level translation:



Core VDD: 2.5 or 3.3 V



Output VDDO: 1.8, 2.5, or 3.3 V

Excellent PSRR eliminates external

power supply filtering

Very low power consumption

Adjustable output delay

Available in 2 packages types:

10-MSOP: 3 outputs

20-QFN (4x4 mm): 8 outputs

PCIE Gen 1 compatible

Supports HCSL compatible swing

10-MSOP

20-QFN

Applications



Ordering Information:

See page 29

HDTV, DVD/Blu-ray, set-top box



Audio/video equipment, gaming



Printers, scanners, projectors



Handheld Instrumentation



Residential gateways



Networking/communication



Servers, storage



XO replacement

Description

The Si5351 is an I

C configurable clock generator that is ideally suited for replacing

crystals, crystal oscillators, VCXOs, phase-locked loops (PLLs), and fanout buffers in

cost-sensitive applications. Based on a PLL/VCXO + high resolution MultiSynth fractional

divider architecture, the Si5351 can generate any frequency up to 200 MHz on each of its

outputs with 0 ppm error. Three versions of the Si5351 are available to meet a wide

variety of applications. The Si5351A generates up to 8 free-running clocks using an

internal oscillator for replacing crystals and crystal oscillators. The Si5351B adds an

internal VCXO and provides the flexibility to replace both free-running clocks and

synchronous clocks. It eliminates the need for higher cost, custom pullable crystals while

providing reliable operation over a wide tuning range. The Si5351C offers the same

flexibility but synchronizes to an external reference clock (CLKIN).

Functional Block Diagram

Si5351B (20-QFN)

OSC

VCXO

PLL

MultiSynth

VDDOA

CLK0

CLK1

VDDOB

CLK2

CLK3

VDDOC

CLK4

CLK5

VDDOD

CLK6

CLK7

SDA

SCL

INTR

OEB

Control

Logic

CLKIN

OSC

Si5351C (20-QFN)

PLL

MultiSynth

VDDOA

CLK0

CLK1

VDDOB

CLK2

CLK3

VDDOC

CLK4

CLK5

VDDOD

CLK6

CLK7

SDA

SCL

OEB

SSEN

Control

Logic

Rev. 1.0 4/15

Si5351A/B/C-B

Si5351A/B/C-B

ABLE O F

ONTENTS

Section

Page

1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5

2. Detailed Block Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

3. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

3.1. Input Stage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

3.2. Synthesis Stages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

3.3. Output Stage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15

3.4. Spread Spectrum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

3.5. Control Pins (OEB, SSEN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

4. I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

5. Configuring the Si5351 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

5.1. Writing a Custom Configuration to RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

5.2. Si5351 Application Examples . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

5.3. Replacing Crystals and Crystal Oscillators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

5.4. Replacing Crystals, Crystal Oscillators, and VCXOs . . . . . . . . . . . . . . . . . . . . . . . .20

5.5. Replacing Crystals, Crystal Oscillators, and PLLs . . . . . . . . . . . . . . . . . . . . . . . . . . 21

5.6. Applying a Reference Clock at XTAL Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

5.7. HCSL Compatible Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

6. Design Considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23

6.1. Power Supply Decoupling/Filtering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

6.2. Power Supply Sequencing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

6.3. External Crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23

6.4. External Crystal Load Capacitors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

6.5. Unused Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23

6.6. Trace Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

7. Register Map Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

8. Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24

9. Si5351 Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

9.1. Si5351A 20-pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25

9.2. Si5351B 20-Pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26

9.3. Si5351C 20-Pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

9.4. Si5351A 10-Pin MSOP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

10. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

11. Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

11.1. 20-pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30

12. Land Pattern: 20-Pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

12.1. 10-Pin MSOP Package Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

13. Land Pattern: 10-Pin MSOP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

14. Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38

14.1. 20-Pin QFN Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

14.2. Top Marking Explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

14.3. 10-Pin MSOP Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

Rev. 1.0

Recommended Resources

Lighting delay circuit using transistors Part 3

Voltage stabilizing circuit diagram using TL499A

1kHz modulator for VHF signal sources

Isolation amplifier circuit diagram

Differential analog switch circuit diagram

Single-phase motor series connected capacitor speed regulating three-speed circuit

Can you please tell me the specific circuit to convert AC voltage signal into AC current signal? Thank you everyone: [size=4][font=Verdana, Helvetica, Arial, sans-serif][b]I want a specific circuit to convert AC voltage signal into AC current signal? Thank you all [/b][/font][/size][size=4][font=Verdana, Helvetica, ...; 南极的天鹅 Integrated technical exchanges

New driver MM32F103 test (VIII) I2C: [size=3] Today I learned how to use the I2C module in the routine. I couldn't find a ready-made AT24Cxx module, so I found a PCF8574T module that I had made with a perforated board before, so I used i...; lising Motor Drive Control（Motor Control）

EEWORLD University Hall ---- Large-scale Data Processing and Cloud Computing Peking University: Large-Scale Data Processing and Cloud Computing Peking University : https://training.eeworld.com.cn/course/5182Cloud computing technology is a model for the increase, use and delivery of Internet-base...; 抛砖引玉 DIY/Open Source Hardware

Problems with extended serial port chip driver: PXA270+WinCE6.0 expands 4 serial ports through bus expansion serial port chip ST16c554. I don't know enough about serial ports. What should I pay attention to when writing the driver for the extended ...; tsz Embedded System

Does anyone know which chip the default ADC in EWB is?: [i=s] This post was last edited by dontium on 2015-1-23 13:26 [/i] Does anyone know which chip the default ADC in EWB is? Can you tell me? Thank you, I used that chip for my design and the simulation ...; xuwq2 Analogue and Mixed Signal

LPC1500 experience + SCT_1, register: [i=s]This post was last edited by freebsder on 2014-8-15 21:59[/i] [align=left][color=black][font=SimSun][size=10.5pt]1. The UNIFY bit in the CONFIG register sets whether the timer is used as one 32-b...; freebsder NXP MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components