SI5338K-B07989-GM datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> SI5338K-B07989-GM

SI5338K-B07989-GM: DescriptionClock Generators & Support Products I2C Control, 4-Output, Any Frequency(<710MHz), Any Output, Clock Generator (OEB Pin Ctrl); Categorysemiconductor Analog mixed-signal IC; File Size2MB，46 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

SI5338K-B07989-GM Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SI5338K-B07989-GM	-	-	View	Buy Now

SI5338K-B07989-GM Overview

Clock Generators & Support Products I2C Control, 4-Output, Any Frequency(<710MHz), Any Output, Clock Generator (OEB Pin Ctrl)

SI5338K-B07989-GM Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Silicon Laboratories
Product Category	Clock Generators & Support Products
Type	Programmable Clock Generators
Maximum Input Frequency	710 MHz
Max Output Freq	710 MHz
Number of Outputs	4 Output
Duty Cycle - Max	60 %
Operating Supply Voltage	1.8 V, 2.5 V, 3.3 V
Operating Supply Current	45 mA
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Mounting Style	SMD/SMT
Package / Case	QFN-24
Packaging	Tray
Output Type	LVDS, LVPECL
Product	Clock Generators
Jitter	9 ps
Supply Voltage - Max	3.63 V
Supply Voltage - Min	1.71 V

Preview

Download Datasheet

View All

Si5338

C - P

R O GRA MM A B LE

- F

R E Q U E N C Y

, A

- O

UTPUT

UAD

LOCK

ENERATOR

Features



Low power MultiSynth™ technology



enables independent, any-frequency

synthesis on four differential output



drivers

PCIe Gen 1/2/3/4 Common Clock and

Gen 3 SRNS compliant

Highly-configurable output drivers with



up to four differential outputs, eight

single-ended clock outputs, or a

combination of both



Low phase jitter of 0.7 ps RMS typ

High precision synthesis allows true

zero ppm frequency accuracy on all

outputs

Flexible input reference:



External

Single supply core with excellent

PSRR: 1.8, 2.5, 3.3 V

Independent frequency increment/

decrement feature enables

glitchless frequency adjustments in

1 ppm steps

Independent phase adjustment on

each of the output drivers with an

accuracy of <20 ps steps

Highly configurable spread

spectrum (SSC) on any output:

frequency from 5 to 350 MHz



Any spread from 0.5 to 5.0%



Any modulation rate from 33 to

63 kHz



Any

Ordering Information:

See page 42.

Pin Assignments

RSVD_GND

CLK0A

CLK0B

VDD

VDDO0



Independently configurable outputs

support any frequency or format:



LVPECL/LVDS:



HCSL:



0.16 to 710 MHz

0.16 to 250 MHz



CMOS: 0.16 to 200 MHz



SSTL/HSTL: 0.16 to 350 MHz



Independent output voltage per driver:

1.5, 1.8, 2.5, or 3.3 V

C/SMBus compatible interface

Easy to use programming software

Small size: 4 x 4 mm, 24-QFN

Low power: 45 mA core supply typ

Wide temperature range: –40 to

+85 °C

CLK1A

CLK1B

VDDO1

VDDO2

CLK2A

CLK2B

IN1

IN2

IN3

IN4

IN5

GND

Pad

Applications



IN6

Ethernet switch/router

PCIe Gen1/2/3/4

Broadcast video/audio timing

Processor and FPGA clocking



Any-frequency clock conversion

MSAN/DSLAM/PON

Fibre Channel, SAN

Telecom line cards

1 GbE and 10 GbE

INTR

Description

The Si5338 is a high-performance, low-jitter clock generator capable of

synthesizing any frequency on each of the device's four output drivers. This timing

IC is capable of replacing up to four different frequency crystal oscillators or

operating as a frequency translator. Using its patented MultiSynth™ technology,

the Si5338 allows generation of four independent clocks with 0 ppm precision.

Each output clock is independently configurable to support various signal formats

and supply voltages. The Si5338 provides low-jitter frequency synthesis in a

space-saving 4 x 4 mm QFN package. The device is programmable via an I

SMBus-compatible serial interface and supports operation from a 1.8, 2.5, or

3.3 V core supply. I

C device programming is made easy with the ClockBuilder™

Desktop software available at

www.silabs.com/ClockBuilder.

Measuring PCIe

clock jitter is quick and easy with the Silicon Labs PCIe Clock Jitter Tool.

Download it for free at

www.silabs.com/pcie-learningcenter.

Rev. 1.6 12/15

VDDO3

VDD

CLK3B

CLK3A

SCL

SDA

crystal: 8 to 30 MHz



CMOS input: 5 to 200 MHz



SSTL/HSTL input: 5 to 350 MHz



Differential input: 5 to 710 MHz



External feedback mode allows

zero-delay mode



Loss of lock and loss of signal

alarms

Top View

Si5338

Si5338

ABLE O F

ONTENTS

Section

Page

1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

2. Typical Application Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

3. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

3.1. Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

3.2. Input Stage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

3.3. Synthesis Stages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

3.4. Output Stage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

3.5. Configuring the Si5338 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

3.6. Status Indicators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

3.7. Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

3.8. Power Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

3.9. Reset Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

3.10. Features of the Si5338 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

4. Applications of the Si5338 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

4.1. Free-Running Clock Generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

4.2. Synchronous Frequency Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

4.3. Configurable Buffer and Level Translator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

5. I C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

6. Si5338 Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

7. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

8. Device Pinout by Part Number . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

9. Package Outline: 24-Lead QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

10. Recommended PCB Land Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

11. Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

11.1. Si5338 Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

11.2. Top Marking Explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

12. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

13. Device Errata . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

Rev. 1.6

Recommended Resources

Cam controller starting circuit

μPC1280V audio IC circuit diagram

Electrical schematic diagram of M7120A surface grinder

Flip-flop driven thyristor circuit

Frequency offset measurement circuit

Power supply soft start circuit using capacitor

Ask for help when you have problems using RTX51: Recently I need to use KEIL's C51 MCU RTX system. For example, multiple tasks need to call function A at the same time and this function has a parameter. The reentrant keyword has been added. The prob...; gongkongzidongh 51mcu

Introduction to Ferroelectric Memory: Group buying of MSP430 with FRAM is very popular now, so I will strike while the iron is hot and post a popular science post about FRAM.Ferroelectric RAM (FRAM) products combine the non-volatile data ...; wstt Microcontroller MCU

Medium and low pressure MODS pipes: Medium and low voltage MOS tube selection table...; lph Power technology

Four tricks for efficient programming in C language: [table=98%][tr][td][table=98%][tr][td]Introduction: Writing efficient and concise C language code is the goal pursued by many software engineers. This article makes relevant elaborations on some of th...; 呱呱 Programming Basics

Operation of HPS peripherals: The usb2.0 on de1-soc is connected to the hps end. After configuring in qsys, the pins are determined. How does hps operate, such as what api it is. Can anyone with relevant experience tell me?...; 13588030054 FPGA/CPLD

Some issues with DownloaderImage: I encountered some problems when watching DownloaderImage. I hope you can give me some advice: 1. // verify the packet checksum. // if (!VerifyChecksum((g_DownloadManifest.dwNumRegions * sizeof(Region...; hustforest Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components