531WB510M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531WB510M000DG

531WB510M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 510MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531WB510M000DG Overview

CMOS/TTL Output Clock Oscillator, 510MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WB510M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	510 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Several basic bias circuits for field effect transistors - fixed bias circuits

Switch type music notifier circuit

Automatic drum circuit diagram

Stabilized multi-voltage rectifier circuit with adjustable output voltage

Highly reliable and efficient reverse phase and phase loss protection circuit

Electric shower circuit

I have a problem with the simulation, please help me! !: Some logic outputs have waveforms during timing simulation, but no waveform output during functional simulation. What is the reason?...; xujiangyu0619 FPGA/CPLD

Discussion on MSP430 Program Upgrade Method: There are three ways to program the MSP430 series microcontrollers: using the JTAG interface, using BSL firmware, and using user-defined upgrade firmware. Since the method of using custom upgrade firm...; tiankai001 Microcontroller MCU

How to update uboot and kernel on DE1-SOC: How to update the compiled uboot and uImage/zImage to the SD card? I checked the SD card and found a fat32 partition with device tree and zImage, and /dev/sdb3. The third partition is the file system....; gongjian32 FPGA/CPLD

Huang Zhiwei from the University of South China prepares for the 2013 Electronic Design Competition. Some considerations for selecting ADC and DAC voltage references.: [i=s] This post was last edited by paulhyde on 2014-9-15 03:44 [/i] Huang Zhiwei, University of South China, preparing for the 2013 Electronic Design Competition. Some considerations for selecting ADC...; 黄智伟 Electronics Design Contest

Dedicated high-precision 24-bit AD converter core: Dedicated high-precision 24-bit AD converter core...; jun535992463 51mcu

Development board USB to serial port driver: Many students said that they could not connect to the computer. Many of them had problems with the installation of the USB to serial port driver. If you are using a Windows 7 system, please download (...; jxndcl301 Integrated technical exchanges

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components