530MB1023M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530MB1023M00DG

530MB1023M00DG: DescriptionLVPECL Output Clock Oscillator, 1023MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB1023M00DG Overview

LVPECL Output Clock Oscillator, 1023MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB1023M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1023 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Basic application circuit of thermistor c

Reversible jog, starting hybrid control

Adjustable current source circuit diagram using three operational amplifiers

555 overvoltage indication circuit

Circuit to get accurate -5V from +15V supply

Computer motherboard circuit diagram 815 1_31

Does anyone know what a phase-locked loop is?: Does anyone know what a phase-locked loop is and how to use it? Thanks for your help....; 1040955450 Electronics Design Contest

Can Win2003's DDK be used under XP?: That is to say, can I use the 2003 DDK to develop under XP?...; e3e4shine Embedded System

Ask: How to test the WIFI function of the product from both software and hardware aspects: [i=s]This post was last edited by xxhhzz on 2021-11-18 18:02[/i]I would like to ask you how to test the performance of wifi on a product. As a tester, what aspects should be considered for both softwa...; xxhhzz Test/Measurement

Does the flash partition information in the bootloader have to be consistent with the kernel partition information?: As the title says, the two partition information of my development board are a little different. Can they be different?...; wonderglass Embedded System

F7discovery reads PHY register error: F7discovery wants to use HAL_ETH_ReadPHYRegister(D_Handle,PHY_BSR,&phyreg); in hal to read and write PHY registers. When the program is running, it is stuck in the while in line 1077 in the figure. Pl...; lidonglei1 stm32/stm8

Can I find the download address of ARM Developer Suite v1.2?: [color=#000][font=arial][size=2]ask[/size][/font][/color][color=red][font=arial][size=2]ARM[/size][ /font][/color][color=#000][font=arial][size=2] [/size][/font][/color][color=red][font=arial][size=2]...; majiacaoming ARM Technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components