530DA1093M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530DA1093M00DG

530DA1093M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1093MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530DA1093M00DG Overview

CMOS/TTL Output Clock Oscillator, 1093MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DA1093M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1093 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Why can offline LED lighting power supply dominate the market?

Alkaline battery charger circuit diagram

Two motor delay control circuits

Metal detector circuit diagram B

Practical temperature control AC switch

Simple AC power phase sequence indicator

The third round of oscilloscope DIY, I can get devices for everyone: A few days ago, when SOSO told me that some friends wanted to continue our oscilloscope DIY and had donated money, I was really moved. This is a true enthusiast. In fact, when we DIYed the oscilloscop...; 向农 DIY/Open Source Hardware

Is the C program of infrared heart rate meter based on single chip correct? Please give me some advice! ! ! !: #include#include #include #define uint unsigned int#define uchar unsigned char#define ulong unsigned long#define key P3_4//s3#define signal P1_3#define sw P1_6//开关#define baiwei P2_5#define shiwei P2_...; hejian9688 Embedded System

(Transfer) Lele Bar: 1. Single Xiao Wang asked Lao Li: Why does the law stipulate that a man can only marry one wife? Lao Li said earnestly: After you have a wife, you will find that this law actually protects men. 2. A c...; shuangshumei Talking

New Year's greetings guessing game: [i=s]This post was last edited by ketose on 2016-1-18 22:18[/i] This is recorded with a cell phone, so the sound is a bit low. Please turn up the volume....; ketose Talking

A simple signal detector made using STC single chip: Last month, I did not do anything. The teacher assigned me a topic: Signal detector 1. Design a sine signal detector that can measure and display the various parameters of the input sine signal 2. The...; 汉江之源 51mcu

What is your biggest concern about driverless cars? [Prizes have been sent]: [size=3]I watched "Fast and Furious 8" this weekend. There was a scene like this: [/size][color=#333333][font=微软雅黑, 宋体]The villain hacked all vehicles within three kilometers [/font][/color] [size=3][...; eric_wang Talking

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components