531MB342M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531MB342M000BG

531MB342M000BG: DescriptionLVPECL Output Clock Oscillator, 342MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB342M000BG Overview

LVPECL Output Clock Oscillator, 342MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB342M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	342 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Circuit diagram of vibration testing equipment

Three-way control lantern circuit

Combustible gas monitoring alarm

Detect object rotation circuit

M708 (TV) infrared remote control transmitter circuit

820e computer motherboard circuit diagram_41

MCU simulates SPI communication with ad7280a: I use Xinhualong MCU to simulate SPI bus, and use ordinary optocoupler P180 for isolation. Can you please give me some advice?...; 123LJY ADI Reference Circuit

Help; 1CM square double-sided board mounted capacitors?: Now I have a problem, on-board capacitors, board thickness 0.5 mm, one square centimeter area of double-sided board, on-board capacitors? The requirement of on-board capacitors 100P, how large the are...; czl618 PCB Design

sja1000 reading and writing problems: void SJA1000_ReadRegister(UINT8 reg, UINT8 *value) { //g_lpBaseSJA1000[8] = reg; //*value = (UINT8)g_lpBaseSJA1000[4]; //*(volatile UCHAR * const)address = value; //return (*(volatile UCHAR * const)ad...; rissun Embedded System

Problems with opening KEIL in WIN10: I recently changed my computer, a laptop, and installed the WIN10 operating system. Open Keil, then open the project and compile. If you open the project directly, there is no "Run as Administrator" o...; chenbingjy stm32/stm8

Looking for an ultrasonic ranging program based on Verilog: Has anyone written a program for ultrasonic ranging based on Verilog? Can you share it if you have one? If you don't have a program, it's OK if you know the method. The more detailed the better. Thank...; cfs910901 FPGA/CPLD

MSP430 MCU Development Record (25): [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]tiankai001[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and...; tiankai001 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components