EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC2156-12

Description
Dual 14-Bit 250Msps
File Size650KB,34 Pages
ManufacturerLinear ( ADI )
Websitehttp://www.analog.com/cn/index.html
Download Datasheet Compare View All

LTC2156-12 Overview

Dual 14-Bit 250Msps

LTC2157-14/
LTC2156-14/LTC2155-14
Dual 14-Bit 250Msps/
210Msps/170Msps ADCs
FEATURES
n
n
n
n
n
n
n
n
n
n
n
n
DESCRIPTION
The LTC
®
2157-14/LTC2156-14/LTC2155-14 are 2-channel
simultaneous sampling 250Msps/210Msps/170Msps
14-bit A/D converters designed for digitizing high fre-
quency, wide dynamic range signals. They are perfect
for demanding communications applications with AC
performance that includes 70dB SNR and 90dB spurious
free dynamic range (SFDR). The 1.25GHz input bandwidth
allows the ADC to undersample high frequencies with
good performance. The latency is only five clock cycles.
DC specs include ±0.85LSB INL (typ), ±0.25LSB DNL (typ)
and no missing codes over temperature. The transition
noise is 1.82LSB
RMS
.
The digital outputs are double data rate (DDR) LVDS.
The ENC
+
and ENC
inputs can be driven differentially with
a sine wave, PECL, LVDS, TTL, or CMOS inputs. An optional
clock duty cycle stabilizer allows high performance at full
speed for a wide range of clock duty cycles.
L,
LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
70dB SNR
90dB SFDR
Low Power: 650mW/616mW/567mW Total
Single 1.8V Supply
DDR LVDS Outputs
Easy-to-Drive 1.5V
P-P
Input Range
1.25GHz Full Power Bandwidth S/H
Optional Clock Duty Cycle Stabilizer
Low Power Sleep and Nap Modes
Serial SPI Port for Configuration
Pin-Compatible 12-Bit Versions
64-Pin (9mm × 9mm) QFN Package
APPLICATIONS
n
n
n
n
n
n
Communications
Cellular Basestations
Software Defined Radios
Medical Imaging
High Definition Video
Testing and Measurement Instruments
TYPICAL APPLICATION
V
DD
CHANNEL A
14-BIT
PIPELINED
ADC CORE
OV
DD
0
DA12_13
ANALOG
INPUT
S/H
CORRECTION
LOGIC
OUTPUT
DRIVERS
DA0_1
DDR
LVDS
AMPLITUDE (dBFS)
DDR
LVDS
DB0_1
GND
21576514 TA01
LTC2157-14 32K Point FFT,
f
IN
= 15MHz, –1dBFS, 250Msps
–20
–40
–60
–80
CLOCK
CLOCK/DUTY
CYCLE
CONTROL
CHANNEL B
OGND
OV
DD
–100
ANALOG
INPUT
14-BIT
PIPELINED
ADC CORE
DB12_13
CORRECTION
LOGIC
OUTPUT
DRIVERS
–120
0
20
40
60
80
100
FREQUENCY (MHz)
120
S/H
21576514 TA01b
OGND
21576514fa
1

LTC2156-12 Related Products

LTC2156-12 LTC2155-12 LTC2157-12
Description Dual 14-Bit 250Msps Dual 14-Bit 250Msps Dual 14-Bit 250Msps

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 63  102  1467  2485  2424  2  3  30  51  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号