531GC125M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531GC125M000DG

531GC125M000DG: DescriptionCMOS Output Clock Oscillator, 125MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531GC125M000DG Overview

CMOS Output Clock Oscillator, 125MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531GC125M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	125 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Asynchronous power generation wiring diagram

Anti-blocking circuit

SG-30C type pulse power supply circuit

ML2281/2284/2288 type A/D converter circuit

Single tube delay pull-in relay circuit

Color TV remote control 14

DSPf28335 motor control routine with comments: Anyone have any? Please share. I just started learning and I don't know where to start. Thank you very much....; 伯根 DSP and ARM Processors

Ultrasonic +1602: Ultrasonic + 1602 display/*================================================ ============//HC-SRO4 ultrasonic ranging module programUse 12M or 11.0592M crystal oscillator, and use 11.0592M TX signal to...; cepoly 51mcu

About Zigbee many-to-one serial port transparent transmission problem: I am a sophomore now, and I need to use zigbee in my project. The function I need now is the one-to-many serial port transparent transmission function of zigbee. I modified the one-to-one routine in t...; 进击的学霸 TI Technology Forum

TLV5616 has no output voltage: oid TLV5616I_SPI_SendByte(u16 vol) {u8 i = 0,j=0;TLV5616I_SCK_High();TLV5616I_FS_High();TLV5616I_CS_High();for(j = 10; j0 ; j--);TLV5616I_CS_Low();for(j = 10; j0 ; j--);TLV5616I_FS_Low();for(i = 0;i16...; 山川赋 stm32/stm8

I will go home tomorrow, Ooo, Ooo, Ooo... I will share my blessings with you.: [b]First, a very cliché opening remark (O(∩_∩)O hahahaha~)[/b]: 2009 was an extraordinary year. . . . . . I had a lot of fun in EEworld in the first half of the year, was extremely busy in the second ...; fuhuait Embedded System

An error message "Nodebug designs are not supported." appears during Modelsim simulation loading: RT. The complete information is as follows: # ** Fatal: Attempting to load -nodebug design unit. # Nodebug designs are not supported. # # Time: 0 ps Iteration: 0 Instance: /ddr3_example_sim File: ./.....; robertslyh FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components