EEWORLDEEWORLDEEWORLD

Part Number

Search

530FB1246M00DG

Description
LVDS Output Clock Oscillator, 1246MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530FB1246M00DG Overview

LVDS Output Clock Oscillator, 1246MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FB1246M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1246 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Problems with the PSPICE model given by TI
I recently wanted to use a chip from TI and simulate it with muiltism, but I only found the PSPICE model on TI's official website. It was two files, MOD and TXT.According to the online tutorial, if yo...
16号哨兵 Analogue and Mixed Signal
Hehe, if any forum friend has an extra set of LM3S8962 development boards, or has one that is not being used, please give it to me.
Forum friends, if anyone has extra or unused ones, please transfer them to me for a fee. I have time recently and would like to study them seriously. Thank you. Hehe:loveliness: My QQ is 282574314. He...
hzrobin Microcontroller MCU
Some records of the gerber files of pads.
Generating gerber files from pads is a bit tortuous. Actually, it is not that complicated. It feels like it took a lot of time. Make some notes. If you produce gerber files in a few months, you can lo...
ienglgge PCB Design
Graduation Project: Design of DC Regulated Power Supply for 97th Electronic Design Competition
[i=s] This post was last edited by paulhyde on 2014-9-15 03:54 [/i] I would like to ask all the kind-hearted seniors to help me. I would like to express my gratitude. Thank you...
xinyuly Electronics Design Contest
51 When developing, the problem of the conversion result of AD conversion chip 7135
When using the 51 board to make things, the AD conversion chip used is ICL7135 (double-integral AD conversion chip). I saw some information saying that a counter is used to count the integral stage, a...
zjl013 Embedded System
5 days left to register | Full schedule of the annual AIoT Developer Conference! 19 technical lectures full of practical information!
The RT-Thread Developer Conference is about to start!An annual event for embedded designers, a chance to exchange views with industry leaders, the conference focuses on the latest and most popular top...
dancerzj Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2174  1389  2301  416  542  44  28  47  9  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号