72281L10TFG8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> 72281L10TFG8

72281L10TFG8: DescriptionFIFO, 128KX9, 6.5ns, Synchronous, CMOS, PQFP64, GREEN, STQFP-64; Categorystorage storage; File Size412KB，26 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric View All

72281L10TFG8 Overview

FIFO, 128KX9, 6.5ns, Synchronous, CMOS, PQFP64, GREEN, STQFP-64

72281L10TFG8 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
package instruction	LFQFP,
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum access time	6.5 ns
Other features	RETRANSMIT; AUTO POWER DOWN; EASY EXPANDABLE IN DEPTH AND WIDTH
period time	10 ns
JESD-30 code	S-PQFP-G64
length	10 mm
memory density	1179648 bit
memory width	9
Number of functions	1
Number of terminals	64
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128KX9
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	10 mm
Base Number Matches	1

Preview

Download Datasheet

View All

CMOS SuperSync FIFO™

65,536 x 9

131,072 x 9

FEATURES:

•

IDT72281

IDT72291

•

Choose among the following memory organizations:

IDT72281

65,536 x 9

IDT72291

131,072 x 9

Pin-compatible with the IDT72261LA/72271LA SuperSync FIFOs

10ns read/write cycle time (6.5ns access time)

Fixed, low first word data latency time

Auto power down minimizes standby power consumption

Master Reset clears entire FIFO

Partial Reset clears data, but retains programmable

settings

Retransmit operation with fixed, low first word data

latency time

Empty, Full and Half-Full flags signal FIFO status

Programmable Almost-Empty and Almost-Full flags, each flag

can default to one of two preselected offsets

Program partial flags by either serial or parallel means

Select IDT Standard timing (using

and

flags) or First

Word Fall Through timing (using

and

flags)

Output enable puts data outputs into high impedance state

Easily expandable in depth and width

Independent Read and Write clocks (permit reading and writing

simultaneously)

Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-

pin Slim Thin Quad Flat Pack (STQFP)

High-performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

The IDT72281/72291 are exceptionally deep, high speed, CMOS First-In-

First-Out (FIFO) memories with clocked read and write controls. These FIFOs

offer numerous improvements over previous SuperSync FIFOs, including the

following:

•

The limitation of the frequency of one clock input with respect to the other has

been removed. The Frequency Select pin (FS) has been removed, thus

it is no longer necessary to select which of the two clock inputs, RCLK or

WCLK, is running at the higher frequency.

•

The period required by the retransmit operation is now fixed and short.

•

The first word data latency period, from the time the first word is written to an

empty FIFO to the time it can be read, is now fixed and short. (The variable

clock cycle counting delay associated with the latency period found on

previous SuperSync devices has been eliminated on this SuperSync family.)

SuperSync FIFOs are particularly appropriate for network, video, telecom-

munications, data communications and other applications that need to buffer

large amounts of data.

DESCRIPTION:

FUNCTIONAL BLOCK DIAGRAM

WEN

WCLK

-D

LD SEN

INPUT REGISTER

OFFSET REGISTER

FF/IR

PAF

EF/OR

PAE

FWFT/SI

WRITE CONTROL

LOGIC

RAM ARRAY

65,536 x 9

131,072 x 9

FLAG

LOGIC

WRITE POINTER

READ POINTER

READ

CONTROL

LOGIC

OUTPUT REGISTER

MRS

PRS

RESET

LOGIC

RCLK

REN

-Q

4675 drw01

IDT, IDT logo are registered trademarks of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

MARCH 2013

DSC-4675/5

Recommended Resources

CMOS 8-bit single-chip microprocessor circuit (CXP750096 series)

Fast spot welding machine circuit using thyristor switch

Positive reference voltage circuit diagram

Simple music control lantern circuit diagram

Rice cooker circuit drawing 5_automatic heat preservation

74HC595 drives 8 LED circuit diagram

About the application of PCB drawing board: Why can I use the schematic software normally after installing Cadence, but cannot open the PCB Editor? It takes a long time to open it and then becomes unresponsive. Please help!...; 自由达人 PCB Design

[Must-read for beginners] Launchpad pocket experiment platform (instruction manual) download: [i=s]This post was last edited by qinkaiabc on 2014-3-10 11:38[/i] Launchpad Pocket Experiment Platform (Guidebook), written by Mr. Fu Qiang of Qingdao University, is based on the MSP430G2 series Laun...; qinkaiabc Microcontroller MCU

Gaoxincoin, urgent help for stm32f103rg ADC with ref+: My original ADC program with no ref on pin 64 was running normally, and the conversion of PC0 channel was injected on ADC3. Now I changed the package to stm32f103rg, and the original program is not co...; huo_hu MCU

STM32F105RBT6: I would like to ask which GD product can replace the STM32F105RBT6 LQFP-64?...; Fred_1977 GD32 MCU

What deficiencies in security have hindered the vigorous development of 3G monitoring?: Two aspects explain the obstacles to the development of 3G brought by insufficient security. The integration of 3G communication interface on the equipment side relies on 3G network as the IP transmis...; xyh_521 Industrial Control Electronics

EEWORLD University - Lecture on Basic Knowledge of Electronic Circuits 1.4 Actual Capacitors and Power Supply Filtering: Electronic Circuit Basics Lecture 1.4 Practical Capacitors and Power Supply Filtering : https://training.eeworld.com.cn/course/3823...; hi5 Power technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components