EEWORLDEEWORLDEEWORLD

Part Number

Search

530QA1095M00DGR

Description
CMOS/TTL Output Clock Oscillator, 1095MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530QA1095M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1095MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QA1095M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1095 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Simulating Ultrasonic Transducers Using KLM Model in PSspice
When I use the KLM model to simulate an ultrasonic transducer, I see a parameter in the paper that is a complex variable. I don't know how to set it. How do I set the lossy acoustic transmission line ...
tjuamaoyang ST Sensors & Low Power Wireless Technology Forum
When the voltage between the collector and the emitter is 0, it is equivalent to the emitter junction and the collector junction being connected in parallel.
A newbie has a question. In the common characteristic curve of a transistor, when the voltage between the collector and the emitter is 0, the book says that it is equivalent to a collector and emitter...
雨中 Analog electronics
[STM32F7 League of Legends Contest] Multi-function test instrument - selection of core components of the signal generator part
[img]static/image/hrline/4.gif[/img] [color=#8b00][size=4][font=黑体]Introduction:[/font] [/size][/color][size=3][color=#8b0000] [/color][font=宋体][color=#8b0000] [/color][color=#000000] [/color][/font][...
传媒学子 stm32/stm8
"Learn Simulation + Operational Amplifier Noise Optimization Handbook" 03 Spice Noise Analysis
[i=s]This post was last edited by dontium on 2015-1-23 11:46[/i] [url]ti.[/url] Search TINA to download the free TINA Spice circuit simulation package. Spice can do DC, transient, frequency domain ana...
13854295907 Analogue and Mixed Signal
DSPF28335 package and component library AD format
[color=#252525]DSPF28335 package and component library AD format[/color] [color=#252525] [/color] [color=#252525] [/color] [color=#252525] [/color] [color=#252525]Tms230F28335 package, with isolated C...
Jacktang Microcontroller MCU
How to compile openssl in wince 5.0?
I want to compile OpenSSL under vs2005. Does anyone know how to do this? Please let me know. I'd be very grateful~~...
zaq1 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 693  810  779  2889  179  14  17  16  59  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号