530DC269M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530DC269M000DGR

530DC269M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 269MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530DC269M000DGR Overview

CMOS/TTL Output Clock Oscillator, 269MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DC269M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	269 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Mains undervoltage and overvoltage protection circuit 5

Crystal controlled oscillator powered by the same mercury battery

Circuit diagram of a telephone with automatic name calling function

Hard disk control circuit and original program

Neon light high voltage power supply circuit

Overall block diagram of virtual min-controlled sealed lead-acid battery testing system

Looking for a graduation thesis on water tank water level control system based on single chip microcomputer: I don't want the 800 cubic meter one from Haifeng. Can someone help me? Thanks....; tf342515 MCU

2407 HEX file conversion? ?: I would like to ask about the problem of burning the on-chip FLASH of LF2407A through the SCI serial port. When I used TI's own f240-hex.exe to convert the .out file compiled by ccs into a .hex file, ...; 呱呱 Microcontroller MCU

STM32F429+NOR-FLASH: Has anyone used stm32f429 to expand nor-flash? I can't read the flash ID now, and I can only read and write the first 15 addresses of each sector; the flash I use is s29gl512s....; 逍遥居士 stm32/stm8

Introduction to SDSoC Development Environment (Transferred): Reprinted from [url]http://mp.weixin.qq.com/s?__biz=MzA5NDI4MTcwMg==&mid=402798207&idx=2&sn=e062a9f8b079f5f5d3e6af6054b26bf8&3rd=MzA3MDU4NTYzMw==&scene=6#rd[/url] [align=left]The SDSoC development env...; 白丁 FPGA/CPLD

Transferred from this forum Proteus tutorial Keil error warning MCU peripheral chip: [font=黑体][size=2][color=red][/color][/size][/font]The price elsewhere is too high, so I will resell it. If it involves infringement, [font=黑体][size=2][color=red]please leave a comment to let me know[/...; xu__changhua MCU

High requirements and high standards that must be met in smart grid equipment applications: [align=left]High requirements and high standards that must be guaranteed in the application of smart grid equipment[/align][align=left]Taking the successful hosting of the 2008 Beijing Olympic Games a...; fibocom2012 Integrated technical exchanges

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components