EEWORLDEEWORLDEEWORLD

Part Number

Search

531AA819M000DGR

Description
LVPECL Output Clock Oscillator, 819MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531AA819M000DGR Overview

LVPECL Output Clock Oscillator, 819MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA819M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency819 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
[Urgent] How can I know which driver is loaded on the device?
I plugged in a 2.4GRF wireless mouse and it works, but I want to know what driver it loaded. What should I do? There is no print information when plugging in and unplugging the serial port. I used the...
barowind Embedded System
(A-Current signal detection device) Chongqing "TI Cup" Award_Chongqing University of Posts and Telecommunications
This work designs and implements a non-contact sensing current signal detection device. The peak-to-peak value of the current passing through the load resistor is increased to above 1A through the pow...
sigma Electronics Design Contest
Why do negative values appear in the simulation?
Each one of the defaults is the default setting—— module read_txd (clkin,addr_read // ,num2); input clkin; output[7:0] addr_read; / / output [ 4 : 0 ] num2 ; reg txd; reg clk_bps; reg[4:0] num = 5'd0;...
andyandy FPGA/CPLD
TI has been selected as one of the "World's Most Ethical Companies" for ten consecutive years. Please give us a thumbs up!
[color=#3e3e3e]TI's tenth consecutive inclusion in the list demonstrates its commitment to leading the way in ethical business standards and practices. TI joins 130 companies from 21 countries and fiv...
maylove TI Technology Forum
[Transfer] Linearity indicators and measurement methods of RF circuits (systems)
1. Linearity index 1.1 1dB compression point (P1dB——1dB compression point) The RF circuit (system) has a linear dynamic range, within which the output power of the RF circuit (system) increases linear...
dontium RF/Wirelessly
STM32 communication problem
There is no problem in the communication between STM32 and PC serial port interrupt (pc sends, STM32 receives, and then echoes). I use the same program to use STM32 to receive the data sent by the FPG...
forisigang stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1535  731  561  472  1734  31  15  12  10  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号