530SB1390M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530SB1390M00DGR

530SB1390M00DGR: DescriptionLVDS Output Clock Oscillator, 1390MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SB1390M00DGR Overview

LVDS Output Clock Oscillator, 1390MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SB1390M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1390 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

A differential line driver circuit diagram

Inspection of vertical air deflector drive motor and circuit

Bar graph voltmeter

Japanese TH300 hearing aid circuit

Circuit Diagram 2 for Expanding the Output Capacity of the Power Transformer

Single-stage operational amplifier frequency selection encoding circuit

I will comment on solar photovoltaic power generation solutions: Renewable energy - Why do you choose ADI for solar photovoltaic power generation solutions? Photovoltaic power generation systems are mainly composed of solar cells, batteries, controllers, and invert...; qwqwqw2088 ADI Reference Circuit

LM4F (M4) uC/OS operating system porting code: Does anyone have the uC/OS operating system porting code for LM4F (M4)?...; 开心松树 Microcontroller MCU

Peak detection circuit composed of OPA277: [size=4]Circuit and working principle: [/size] [size=4]When the positive half cycle of the input voltage passes, the detector tube VU2 is turned on to charge the capacitors C1 and C2 until the peak va...; 灞波儿奔 Analogue and Mixed Signal

【Pictures and Stories】Understand how the CPU works in one lesson--EEWORLD University: [b]Understand how CPU works in one lesson[/b] : https://training.eeworld.com.cn/course/2195[b][color=Red]Go deep into the computer's internals and reveal how the CPU works, including the control unit,...; chenyy MCU

A quick check program for color ring resistor values written in VB6.0: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]...; lorant Mobile and portable

About video course login: I don't know if it's a problem, so I don't know if I should post it here, otherwise I don't know where to post it? After filling in the username and password to log in (I've registered before), it see...; wangfuchong Suggestions & Announcements

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components