EEWORLDEEWORLDEEWORLD

Part Number

Search

7438FC

Description
NAND Gate, TTL, CDFP14,
Categorylogic   
File Size28KB,1 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric Compare View All

7438FC Overview

NAND Gate, TTL, CDFP14,

7438FC Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerFairchild
package instructionDFP, FL14,.3
Reach Compliance Codecompliant
JESD-30 codeR-XDFP-F14
JESD-609 codee0
Logic integrated circuit typeNAND GATE
MaximumI(ol)0.048 A
Number of terminals14
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristicsOPEN-COLLECTOR
Package body materialCERAMIC
encapsulated codeDFP
Encapsulate equivalent codeFL14,.3
Package shapeRECTANGULAR
Package formFLATPACK
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Maximum supply current (ICC)54 mA
Prop。Delay @ Nom-Sup22 ns
Certification statusNot Qualified
Schmitt triggerNO
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyTTL
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Base Number Matches1
This Material Copyrighted By Its Respective Manufacturer

7438FC Related Products

7438FC 5438DM 74LS38DC 74LS38FC 74LS38PC 7438PC
Description NAND Gate, TTL, CDFP14, NAND Gate, 54 Series, 4-Func, 2-Input, TTL, CDIP14, CERAMIC, DIP-14 NAND Gate, TTL, CDIP14, NAND Gate, TTL, CDFP14, NAND Gate, TTL, PDIP14 NAND Gate, 74 Series, 4-Func, 2-Input, TTL, PDIP14, PLASTIC, DIP-14
Maker Fairchild Fairchild Fairchild Fairchild Fairchild Fairchild
Reach Compliance Code compliant unknown compliant compliant unknown unknown
JESD-30 code R-XDFP-F14 R-CDIP-T14 R-XDIP-T14 R-XDFP-F14 R-PDIP-T14 R-PDIP-T14
Logic integrated circuit type NAND GATE NAND GATE NAND GATE NAND GATE NAND GATE NAND GATE
Number of terminals 14 14 14 14 14 14
Maximum operating temperature 70 °C 125 °C 70 °C 70 °C 70 °C 70 °C
Output characteristics OPEN-COLLECTOR OPEN-COLLECTOR OPEN-COLLECTOR OPEN-COLLECTOR OPEN-COLLECTOR OPEN-COLLECTOR
Package body material CERAMIC CERAMIC, METAL-SEALED COFIRED CERAMIC CERAMIC PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DFP DIP DIP DFP DIP DIP
Encapsulate equivalent code FL14,.3 DIP14,.3 DIP14,.3 FL14,.3 DIP14,.3 DIP14,.3
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form FLATPACK IN-LINE IN-LINE FLATPACK IN-LINE IN-LINE
power supply 5 V 5 V 5 V 5 V 5 V 5 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Schmitt trigger NO NO NO NO NO NO
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES NO NO YES NO NO
technology TTL TTL TTL TTL TTL TTL
Temperature level COMMERCIAL MILITARY COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form FLAT THROUGH-HOLE THROUGH-HOLE FLAT THROUGH-HOLE THROUGH-HOLE
Terminal pitch 1.27 mm 2.54 mm 2.54 mm 1.27 mm 2.54 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL
Is it Rohs certified? incompatible incompatible incompatible incompatible - incompatible
package instruction DFP, FL14,.3 CERAMIC, DIP-14 DIP, DIP14,.3 - - DIP, DIP14,.3
JESD-609 code e0 e0 e0 e0 - e0
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED - NOT SPECIFIED
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) - Tin/Lead (Sn/Pb)
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED - NOT SPECIFIED
Base Number Matches 1 1 1 1 1 -
What happens when the STM32 serial port sends 0 when powered on?
Why does the STM32 serial port send 0 by default when powered on?...
djy243 stm32/stm8
Consult the files generated by megawizard in quartus to generate IP cores
I am using quartus 11.1, why is there no waveform in the file of IP core generated by megawizard? I remember that when I used the old version of quartus in school, there was an ip port operation wavef...
melody881019 FPGA/CPLD
About μC/TCP-IP Network Protocol Stack
Is it better to port μC/TCP-IP or lwip to μC/OS-II? I see that most of them are ported to lwip. Does lwip have richer network layer functions? Can the μC/TCP-IP network protocol stack send IP broadcas...
startwar2011 Embedded System
Our company processes 1-8 layers of PCB circuit boards/circuit boards
Our company is a new type of enterprise specializing in PCB circuit board production / proofing. The lowest proofing price is 50 yuan for one " 5CM*5CM within 0.8 ~ 1.6 10PCS lead tin spraying". Our c...
syjpcb888 Microchip MCU
Systick issue with msp432p401r
Question 1: Do I need to set the output to set the second function of the crystal oscillator pin? Question 2: Can I use external high-speed and low-speed clocks at the same time? Question 3: Can I fin...
z317946208 Microcontroller MCU
Hey guys, why do I keep getting errors when compiling assembly language with keil?
;******************************************************** ONE initializes ORG 0 SJMP ONE ORG 0003H LJMP ELEVEN ORG 000BH LJMP NINE ORG 001BH LJMP TEN ONE:LED12 EQU 30H ;Digital tube 12 displays cache ...
123collin 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1455  1309  928  2555  1259  30  27  19  52  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号