NAND Gate, 54 Series, 4-Func, 2-Input, TTL, CDIP14, CERAMIC, DIP-14
| Parameter Name | Attribute value |
| Is it Rohs certified? | incompatible |
| Maker | Fairchild |
| Parts packaging code | DIP |
| package instruction | CERAMIC, DIP-14 |
| Contacts | 14 |
| Reach Compliance Code | unknown |
| series | 54 |
| JESD-30 code | R-CDIP-T14 |
| JESD-609 code | e0 |
| Logic integrated circuit type | NAND GATE |
| MaximumI(ol) | 0.048 A |
| Number of functions | 4 |
| Number of entries | 2 |
| Number of terminals | 14 |
| Maximum operating temperature | 125 °C |
| Minimum operating temperature | -55 °C |
| Output characteristics | OPEN-COLLECTOR |
| Package body material | CERAMIC, METAL-SEALED COFIRED |
| encapsulated code | DIP |
| Encapsulate equivalent code | DIP14,.3 |
| Package shape | RECTANGULAR |
| Package form | IN-LINE |
| Peak Reflow Temperature (Celsius) | NOT SPECIFIED |
| power supply | 5 V |
| Maximum supply current (ICC) | 54 mA |
| Prop。Delay @ Nom-Sup | 22 ns |
| propagation delay (tpd) | 22 ns |
| Certification status | Not Qualified |
| Schmitt trigger | NO |
| Maximum supply voltage (Vsup) | 5.5 V |
| Minimum supply voltage (Vsup) | 4.5 V |
| Nominal supply voltage (Vsup) | 5 V |
| surface mount | NO |
| technology | TTL |
| Temperature level | MILITARY |
| Terminal surface | Tin/Lead (Sn/Pb) |
| Terminal form | THROUGH-HOLE |
| Terminal pitch | 2.54 mm |
| Terminal location | DUAL |
| Maximum time at peak reflow temperature | NOT SPECIFIED |
| Base Number Matches | 1 |
| 5438DM | 74LS38DC | 7438FC | 74LS38FC | 74LS38PC | 7438PC | |
|---|---|---|---|---|---|---|
| Description | NAND Gate, 54 Series, 4-Func, 2-Input, TTL, CDIP14, CERAMIC, DIP-14 | NAND Gate, TTL, CDIP14, | NAND Gate, TTL, CDFP14, | NAND Gate, TTL, CDFP14, | NAND Gate, TTL, PDIP14 | NAND Gate, 74 Series, 4-Func, 2-Input, TTL, PDIP14, PLASTIC, DIP-14 |
| Maker | Fairchild | Fairchild | Fairchild | Fairchild | Fairchild | Fairchild |
| Reach Compliance Code | unknown | compliant | compliant | compliant | unknown | unknown |
| JESD-30 code | R-CDIP-T14 | R-XDIP-T14 | R-XDFP-F14 | R-XDFP-F14 | R-PDIP-T14 | R-PDIP-T14 |
| Logic integrated circuit type | NAND GATE | NAND GATE | NAND GATE | NAND GATE | NAND GATE | NAND GATE |
| Number of terminals | 14 | 14 | 14 | 14 | 14 | 14 |
| Maximum operating temperature | 125 °C | 70 °C | 70 °C | 70 °C | 70 °C | 70 °C |
| Output characteristics | OPEN-COLLECTOR | OPEN-COLLECTOR | OPEN-COLLECTOR | OPEN-COLLECTOR | OPEN-COLLECTOR | OPEN-COLLECTOR |
| Package body material | CERAMIC, METAL-SEALED COFIRED | CERAMIC | CERAMIC | CERAMIC | PLASTIC/EPOXY | PLASTIC/EPOXY |
| encapsulated code | DIP | DIP | DFP | DFP | DIP | DIP |
| Encapsulate equivalent code | DIP14,.3 | DIP14,.3 | FL14,.3 | FL14,.3 | DIP14,.3 | DIP14,.3 |
| Package shape | RECTANGULAR | RECTANGULAR | RECTANGULAR | RECTANGULAR | RECTANGULAR | RECTANGULAR |
| Package form | IN-LINE | IN-LINE | FLATPACK | FLATPACK | IN-LINE | IN-LINE |
| power supply | 5 V | 5 V | 5 V | 5 V | 5 V | 5 V |
| Certification status | Not Qualified | Not Qualified | Not Qualified | Not Qualified | Not Qualified | Not Qualified |
| Schmitt trigger | NO | NO | NO | NO | NO | NO |
| Nominal supply voltage (Vsup) | 5 V | 5 V | 5 V | 5 V | 5 V | 5 V |
| surface mount | NO | NO | YES | YES | NO | NO |
| technology | TTL | TTL | TTL | TTL | TTL | TTL |
| Temperature level | MILITARY | COMMERCIAL | COMMERCIAL | COMMERCIAL | COMMERCIAL | COMMERCIAL |
| Terminal form | THROUGH-HOLE | THROUGH-HOLE | FLAT | FLAT | THROUGH-HOLE | THROUGH-HOLE |
| Terminal pitch | 2.54 mm | 2.54 mm | 1.27 mm | 1.27 mm | 2.54 mm | 2.54 mm |
| Terminal location | DUAL | DUAL | DUAL | DUAL | DUAL | DUAL |
| Is it Rohs certified? | incompatible | incompatible | incompatible | incompatible | - | incompatible |
| package instruction | CERAMIC, DIP-14 | DIP, DIP14,.3 | DFP, FL14,.3 | - | - | DIP, DIP14,.3 |
| JESD-609 code | e0 | e0 | e0 | e0 | - | e0 |
| Peak Reflow Temperature (Celsius) | NOT SPECIFIED | NOT SPECIFIED | NOT SPECIFIED | NOT SPECIFIED | - | NOT SPECIFIED |
| Terminal surface | Tin/Lead (Sn/Pb) | Tin/Lead (Sn/Pb) | Tin/Lead (Sn/Pb) | Tin/Lead (Sn/Pb) | - | Tin/Lead (Sn/Pb) |
| Maximum time at peak reflow temperature | NOT SPECIFIED | NOT SPECIFIED | NOT SPECIFIED | NOT SPECIFIED | - | NOT SPECIFIED |
| Base Number Matches | 1 | 1 | 1 | 1 | 1 | - |
京公网安备 11010802033920号
EEWORLD
