530FA1303M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530FA1303M00DG

530FA1303M00DG: DescriptionLVDS Output Clock Oscillator, 1303MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FA1303M00DG Overview

LVDS Output Clock Oscillator, 1303MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FA1303M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1303 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Picture tube final video driver amplifier

JC3.5 hydraulic controller and its wiring a

Power amplifier circuit using field effect transistor as output

5V boost to 12V circuit diagram

Sampling and conversion circuit for large current signals

Voltage Follower: I want to use an op amp to make a voltage follower, but I don't know which model to choose. Is there any standard? Can you recommend one if you have used one?...; zzbaizhi Analog electronics

Share the reference program of hub motor/scooter motor drive based on ST FOC self-made IHM08 V2 board (motor parameters can be measured)...: [align=center] [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]music_586[/size]. If you want to reprint or use it for commercial purposes, you must obtain the author...; music_586 Motor Drive Control（Motor Control）

The implementation plan for the major national science and technology project "New Generation Broadband Wireless Mobile Communication Network" was approved: CCTV.com news (News Broadcast on December 26): Premier Wen Jiabao presided over the State Council executive meeting today, reviewed and approved in principle the implementation plans of three major na...; ssbrida RF/Wirelessly

I need half a month to write four driver programs, Opc, DDE, MODBUS Tcp/Ip, database driver, which I have never touched before. Time is tight, and there are two more controls to debug. Please give me some advice.: We are making a configuration software for monitoring. As for the data acquisition part, I was asked to write four drivers in half a month, [color=#FF0000]Opc interface, DDE interface, MODBUS Tcp/Ip c...; feeboo Embedded System

Problems with wince6: Which development boards are better for s3c6410? How many seconds does it take to start up? If we migrate our application code from wince5 to wince6, what should we pay attention to?...; mallee Embedded System

About IIC general reading and writing program: I have been studying the reading and writing of IIC bus recently. Taking 24LC64 as an example, I wrote a Verilog routine. There is no problem with byte reading and writing or page reading and writing....; eeleader-mcu FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components