The HY57V56820C is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large
memory density and high bandwidth. The HY57V56820C is organized as 4banks of 8,388,608x8.
The HY57V56820C is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchro-
nized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output
voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by
a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A burst of read or
write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or
write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)
FEATURES
•
•
•
Single 3.3±0.3V power supply
All device pins are compatible with LVTTL interface
JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin
pitch
All inputs and outputs referenced to positive edge of system
clock
Data mask function by DQM
Internal four banks operation
•
•
•
•
Auto refresh and self refresh
8192 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or Full page for Sequential Burst
•
- 1, 2, 4 or 8 for Interleave Burst
Programmable CAS Latency ; 2, 3 Clocks
•
•
ORDERING INFORMATION
Part No.
HY57V56820CT-6
HY57V56820CT-K
HY57V56820CT-H
HY57V56820CT-8
HY57V56820CT-P
HY57V56820CT-S
HY57V56820CLT-6
HY57V56820CLT-K
HY57V56820CLT-H
HY57V56820CLT-8
HY57V56820CLT-P
HY57V56820CLT-S
Clock Frequency
166MHz
133MHz
133MHz
Power
Organization
Interface
Package
Normal
125MHz
100MHz
100MHz
4Banks x 8Mbits x8
166MHz
133MHz
133MHz
Low power
125MHz
100MHz
100MHz
LVTTL
400mil 54pin TSOP II
This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of
circuits described. No patent licenses are implied.
Rev. 0.4 / July 2003
1
HY57V56820C(L)T
PIN CONFIGURATION
V
DD
DQ0
V
DDQ
NC
DQ1
V
SSQ
NC
DQ2
V
DDQ
NC
DQ3
V
SSQ
NC
V
DD
NC
/WE
/CAS
/RAS
/CS
BA0
BA1
A10/AP
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
54pin TSOP II 42
400mil x 875mil 41
0.8mm pin pitch 40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
DQ7
V
SSQ
NC
DQ6
V
DDQ
NC
DQ5
V
SSQ
NC
DQ4
V
DDQ
NC
V
SS
NC
DQM
CLK
CKE
A12
A11
A9
A8
A7
A6
A5
A4
V
SS
PIN DESCRIPTION
PIN
CLK
CKE
CS
BA0, BA1
A0 ~ A12
Clock
Clock Enable
Chip Select
Bank Address
Address
Row Address Strobe,
Column Address Strobe,
Write Enable
Data Input/Output Mask
Data Input/Output
Power Supply/Ground
Data Output Power/Ground
No Connection
PIN NAME
DESCRIPTION
The system clock input. All other inputs are registered to the SDRAM on the
rising edge of CLK
Controls internal clock signal and when deactivated, the SDRAM will be one
of the states among power down, suspend or self refresh
Enables or disables all inputs except CLK, CKE and DQM
Selects bank to be activated during RAS activity
Selects bank to be read/written during CAS activity
[size=4] This project has been going on for a long time. The msp430g2553 merges the data of the mpu6050 and displays the data in the anonymous V2.5 version of the host computer (). The data fusion use...
[i=s]This post was last edited by wugx on 2016-9-13 11:31[/i] [color=#000]I have an idea for starting a business. Some time ago, I posted a related post on the forum[/color] [color=#000]No matter wher...
Component 1: SP491EEN (SP490 is a low-power differential transceiver that meets RS-485 and RS-422 standards and has a data transmission rate of up to 5Mbps. In addition to the addition of driver and r...
[i=s] This post was last edited by Daqin Zhengsheng on 2015-11-29 16:19 [/i] [size=6][color=blue] Texas Instruments chips are good, and there are many activities in the EE forum. You can learn knowled...
I removed the MCU from the launchpad and connected the test and rst pins, but still can't find the device. I'd like to ask for help from you experts......
Because the STM32 HAL library only has millisecond-level delay for HAl_Delay(), in order to achieve accurate microsecond-level delay, Systick has to be modified. However, since it is used internally ...[Details]
introduction STM32 has many registers, which are difficult to remember, so the official packaged two sets of library functions. One is the standard library, but the official has not updated it on F7,...[Details]
Function List and Notes (lower-level driver part) 1. IO port initialization: control IO and communication IO. Control includes power control, reset and low power mode. Communication is the serial po...[Details]
On the eve of Qingming Festival, the trade friction between China and the United States is on the rise. Let's follow the automotive electronics editor to learn more about the relevant content. Ba...[Details]
On April 16, the U.S. Department of Commerce announced that it would ban U.S. companies from selling parts, goods, software, and technology to
ZTE
for seven years, until March 13, 2025.
Th...[Details]
The parking assistance system is an important application of the active anti-collision system of automobiles in low-speed and complex urban environments, and is also a specific embodiment of the inte...[Details]
Overview
Lightning is a strong discharge phenomenon that occurs between thunderstorm clouds and between thunderstorm clouds and the earth due to severe convective weather. Lightning is gen...[Details]
Since the second half of 2017,
the market share of
quantum dot
displays has dropped significantly, with global sales falling from 3.42 million in 2016 to 2 million in 2017, a 42% decrease; d...[Details]
From last year to now, competition in the photovoltaic inverter industry has become increasingly fierce. In addition to the introduction of new products, various marketing and promotion methods hav...[Details]
In most countries, the military is a fairly large group, and the health of soldiers is particularly important to the combat effectiveness of the army. The US Department of Defense's Advanced Resear...[Details]
The ARM11 (S3C6410) processor is selected as the hardware platform, the embedded Linux operating system is used as the software platform, the background difference method and the frame difference...[Details]
Since the 20th century, our data
storage
has evolved from media such as magnetic tapes, floppy disks and CDs to sophisticated semiconductor
storage
chips that can store data in coun...[Details]
Household photovoltaic power stations mainly utilize idle resources on existing household buildings, such as roofs, wall facades, balconies, courtyards, etc., to install and use distributed photovo...[Details]