EEWORLDEEWORLDEEWORLD

Part Number

Search

HY57V56820CT-8

Description
Synchronous DRAM, 32MX8, 6ns, CMOS, PDSO54, 0.875 X 0.400 INCH, 0.80 MM PITCH, TSOP2-54
Categorystorage   
File Size82KB,12 Pages
ManufacturerSK Hynix
Websitehttp://www.hynix.com/eng/
Download Datasheet Parametric View All

HY57V56820CT-8 Overview

Synchronous DRAM, 32MX8, 6ns, CMOS, PDSO54, 0.875 X 0.400 INCH, 0.80 MM PITCH, TSOP2-54

HY57V56820CT-8 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerSK Hynix
Parts packaging codeTSOP2
package instructionTSOP2, TSOP54,.46,32
Contacts54
Reach Compliance Codeunknown
ECCN codeEAR99
Is SamacsysN
access modeFOUR BANK PAGE BURST
Maximum access time6 ns
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)125 MHz
I/O typeCOMMON
interleaved burst length1,2,4,8
JESD-30 codeR-PDSO-G54
length22.238 mm
memory density268435456 bit
Memory IC TypeSYNCHRONOUS DRAM
memory width8
Number of functions1
Number of ports1
Number of terminals54
word count33554432 words
character code32000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize32MX8
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Encapsulate equivalent codeTSOP54,.46,32
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
refresh cycle8192
Maximum seat height1.194 mm
self refreshYES
Continuous burst length1,2,4,8,FP
Maximum standby current0.001 A
Maximum slew rate0.2 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width10.16 mm
Base Number Matches1
HY57V56820C(L)T
4 Banks x 8M x 8Bit Synchronous DRAM
DESCRIPTION
The HY57V56820C is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large
memory density and high bandwidth. The HY57V56820C is organized as 4banks of 8,388,608x8.
The HY57V56820C is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchro-
nized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output
voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by
a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A burst of read or
write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or
write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)
FEATURES
Single 3.3±0.3V power supply
All device pins are compatible with LVTTL interface
JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin
pitch
All inputs and outputs referenced to positive edge of system
clock
Data mask function by DQM
Internal four banks operation
Auto refresh and self refresh
8192 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or Full page for Sequential Burst
- 1, 2, 4 or 8 for Interleave Burst
Programmable CAS Latency ; 2, 3 Clocks
ORDERING INFORMATION
Part No.
HY57V56820CT-6
HY57V56820CT-K
HY57V56820CT-H
HY57V56820CT-8
HY57V56820CT-P
HY57V56820CT-S
HY57V56820CLT-6
HY57V56820CLT-K
HY57V56820CLT-H
HY57V56820CLT-8
HY57V56820CLT-P
HY57V56820CLT-S
Clock Frequency
166MHz
133MHz
133MHz
Power
Organization
Interface
Package
Normal
125MHz
100MHz
100MHz
4Banks x 8Mbits x8
166MHz
133MHz
133MHz
Low power
125MHz
100MHz
100MHz
LVTTL
400mil 54pin TSOP II
This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of
circuits described. No patent licenses are implied.
Rev. 0.4 / July 2003
1
430launchpad—NOKIA1202 expansion board mpu6050+anonymous four-axis host computer
[size=4] This project has been going on for a long time. The msp430g2553 merges the data of the mpu6050 and displays the data in the anonymous V2.5 version of the host computer (). The data fusion use...
IC爬虫 Microcontroller MCU
Do you want to start a business together?
[i=s]This post was last edited by wugx on 2016-9-13 11:31[/i] [color=#000]I have an idea for starting a business. Some time ago, I posted a related post on the forum[/color] [color=#000]No matter wher...
wugx Talking about work
I don't understand the function of several components. Please help.
Component 1: SP491EEN (SP490 is a low-power differential transceiver that meets RS-485 and RS-422 standards and has a data transmission rate of up to 5Mbps. In addition to the addition of driver and r...
suoma Discrete Device
【Thanks to TI】+Learn the application of CC26 series chips
[i=s] This post was last edited by Daqin Zhengsheng on 2015-11-29 16:19 [/i] [size=6][color=blue] Texas Instruments chips are good, and there are many activities in the EE forum. You can learn knowled...
大秦正声 Wireless Connectivity
Launchpad online compiler links msp430f2013;
I removed the MCU from the launchpad and connected the test and rst pins, but still can't find the device. I'd like to ask for help from you experts......
断桥 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1960  2146  2831  2448  2358  40  44  57  50  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号