This product has been retired and is not recommended for designs. For new and current designs, S29JL032H (for TSOP packages) and S29PL032J (for FBGA packages) supersede
AM29DL32xG as the factory-recommended migration path. Please refer to each respective datasheets for specifications and ordering information. Availability of this document is retained
for reference and historical purposes only.”
DISTINCTIVE CHARACTERISTICS
ARCHITECTURAL ADVANTAGES
■
Simultaneous Read/Write operations
— Data can be continuously read from one bank while
executing erase/program functions in other bank
— Zero latency between read and write operations
■
Multiple bank architectures
— Three devices available with different bank sizes (refer
to Table 3)
■
256-byte Secured Silicon Sector
—
Factory locked and identifiable:
16 bytes available for
secure, random factory Electronic Serial Number;
verifiable as factory locked through autoselect
function. ExpressFlash option allows entire sector to
be available for factory-secured data
—
Customer lockable:
One time programmable. Once
locked, data cannot be changed.
■
Zero Power Operation
— Sophisticated power management circuits reduce
power consumed during inactive periods to nearly
zero
■
Package options
— 63-ball FBGA
— 48-ball FBGA
— 48-pin TSOP
— 64-ball Fortified BGA
■
Top or bottom boot block
■
Manufactured on 0.17 µm process technology
■
Compatible with JEDEC standards
— Pinout and software compatible with
single-power-supply flash standard
PERFORMANCE CHARACTERISTICS
■
High performance
— Access time as fast 70 ns
— Program time: 4 µs/word typical utilizing Accelerate
function
■
Ultra low power consumption (typical values)
— 2 mA active read current at 1 MHz
— 10 mA active read current at 5 MHz
— 200 nA in standby or automatic sleep mode
■
Minimum 1 million erase cycles guaranteed per
sector
■
20 year data retention at 125°C
— Reliable operation for the life of the system
SOFTWARE FEATURES
■
Data Management Software (DMS)
— AMD-supplied software manages data programming,
enabling EEPROM emulation
— Eases historical sector erase flash limitations
■
Supports Common Flash Memory Interface (CFI)
■
Erase Suspend/Erase Resume
— Suspends erase operations to allow programming in
same bank
■
Data# Polling and Toggle Bits
— Provides a software method of detecting the status of
program or erase cycles
■
Unlock Bypass Program command
— Reduces overall programming time when issuing
multiple program command sequences
HARDWARE FEATURES
■
Any combination of sectors can be erased
■
Ready/Busy# output (RY/BY#)
— Hardware method for detecting program or erase
cycle completion
■
Hardware reset pin (RESET#)
— Hardware method of resetting the internal state
machine to the read mode
■
WP#/ACC input pin
— Write protect (WP#) function allows protection of two
outermost boot sectors, regardless of sector protect
status
— Acceleration (ACC) function accelerates program
timing
■
Sector protection
— Hardware method of locking a sector, either
in-system or using programming equipment, to
prevent any program or erase operation within that
sector
— Temporary Sector Unprotect allows changing data in
protected sectors in-system
Publication#
25686
Rev:
B
Amendment:
10
Issue Date:
December 4, 2006
D A T A
S H E E T
GENERAL DESCRIPTION
The Am29DL32xG family consists of 32 megabit, 3.0
volt-only flash memor y devices, organized as
2,097,152 words of 16 bits each or 4,194,304 bytes of
8 bits each. Word mode data appears on DQ15–DQ0;
byte mode data appears on DQ7–DQ0. The device is
designed to be programmed in-system with the stan-
dard 3.0 volt V
CC
supply, and can also be programmed
in standard EPROM programmers.
The devices are available with an access time of 70,
90, or 120 ns. The devices are offered in 48-pin TSOP,
48-ball or 63-ball FBGA, and 64-ball Fortified BGA
packages. Standard control pins—chip enable (CE#),
write enable (WE#), and output enable (OE#)—control
normal read and write operations, and avoid bus con-
tention issues.
The devices requires only a
single 3.0 volt power
supply
for both read and write functions. Internally
generated and regulated voltages are provided for the
program and erase operations.
(programmed through AMD’s ExpressFlash service),
or both.
DMS (Data Management Software)
allows systems
to easily take advantage of the advanced architecture
of the simultaneous read/write product line by allowing
removal of EEPROM devices. DMS will also allow the
system software to be simplified, as it will perform all
functions necessary to modify data in file structures,
as opposed to single-byte modifications. To write or
update a particular piece of data (a phone number or
configuration data, for example), the user only needs
to state which piece of data is to be updated, and
where the updated data is located in the system. This
i s a n a d va n t a g e c o m p a r e d t o s y s t e m s w h e r e
user-written software must keep track of the old data
location, status, logical to physical translation of the
data onto the Flash memory device (or memory de-
vices), and more. Using DMS, user-written software
does not need to interface with the Flash memory di-
rectly. Instead, the user's software accesses the Flash
memory by calling one of only six functions. AMD pro-
vides this software to simplify system design and soft-
ware integration efforts.
The device offers complete compatibility with the
JEDEC single-power-supply Flash command set
standard.
Commands are written to the command
register using standard microprocessor write timings.
Reading data out of the device is similar to reading
from other Flash or EPROM devices.
The host system can detect whether a program or
erase operation is complete by using the device
sta-
tus bits:
RY/BY# pin, DQ7 (Data# Polling) and
DQ6/DQ2 (toggle bits). After a program or erase cycle
has been completed, the device automatically returns
to the read mode.
The
sector erase architecture
allows memory sec-
tors to be erased and reprogrammed without affecting
the data contents of other sectors. The device is fully
erased when shipped from the factory.
Hardware data protection
measures include a low
V
CC
detector that automatically inhibits write opera-
tions during power transitions. The
hardware sector
protection
feature disables both program and erase
operations in any combination of the sectors of mem-
ory. This can be achieved in-system or via program-
ming equipment.
The device offers two power-saving features. When
addresses have been stable for a specified amount of
time, the device enters the
automatic sleep mode.
The system can also place the device into the
standby mode.
Power consumption is greatly re-
duced in both modes.
Simultaneous Read/Write Operations with
Zero Latency
The Simultaneous Read/Write architecture provides
simultaneous operation
by dividing the memory
space into two banks. The device can improve overall
system performance by allowing a host system to pro-
gram or erase in one bank, then immediately and si-
multaneously read from the other bank, with zero
latency. This releases the system from waiting for the
completion of program or erase operations.
The Am29DL32xG device family uses multiple bank
architectures to provide flexibility for different applica-
tions. Three devices are available with the following
bank sizes:
Device
DL322
DL323
DL324
Bank 1
4
8
16
Bank 2
28
24
16
Am29DL32xG Features
The
Secured Silicon Sector
is an extra sector capable
of being permanently locked by AMD or customers.
The
Secured Silicon Indicator Bit
(DQ7) is perma-
nently set to a 1 if the part is
factory locked,
and set
to a 0 if
customer lockable.
This way, customer lock-
able parts can never be used to replace a factory
locked part.
Current version of device has 256
bytes, which differs from previous versions of this
device.
Factory locked parts provide several options. The Se-
cured Silicon Sector may store a secure, random 16
byte ESN (Electronic Serial Number), customer code
How does the "edge detector" of the capture channel of the STM32 timer detect and identify edges? For example, if I want to detect the rising edge of a signal, what is the rising amplitude of my signa...
[i=s]This post was last edited by sun63312 on 2021-8-16 13:30[/i]HarmonyOS " pseudo touch " LED control implementation
1. Introduction:
It has been a long time since I started working on this project,...
HRESULT RIL_DeleteMsg( HRIL hRil, DWORD dwIndex //Specifies the index of the message to be deleted ); How should dwIndex in the above function parameters be used?...
The specific problem is this: When the device is connected to the PC and charger via USB, the device side can determine the plugging and unplugging of the USB, but after the connection, the device sid...
Education: Postgraduate Work experience: I started working in the second year of graduate school. I have worked on microcontrollers, FPGA, and PCB drawings, but they were not very sophisticated. I hav...
ZTE,
caught
in the vortex of
the US ban on the sale
of chips
, has sounded the alarm for China's information technology industry and revealed China's "chip disease". Let's follow the ...[Details]
1.MAX31865 (1 Introduction The MAX31865 is an easy-to-use thermistor-to-digital converter optimized for platinum resistance temperature detectors (RTDs). External resistors set the RTD sensitivity, a...[Details]
1. Photovoltaic inverter installation process
1. Preparation before installation
Are the product accessories, installation tools and parts complete? Is the installation environmen...[Details]
In most countries, the military is a fairly large group, and the health of soldiers is particularly important to the combat effectiveness of the army. The US Department of Defense's Advanced Resear...[Details]
Artificial Intelligence (AI) is undoubtedly the hottest topic in the technology industry in the past one or two years. In addition to the huge investments made by technology giants, financial and o...[Details]
This paper combines embedded control technology with network control technology to realize the design of temperature control system based on single chip microcomputer through Internet control. Th...[Details]
With the development of information technology, intelligence, informatization and networking have become the development trend of modern industrial control. Since the 1980s, the rapid development...[Details]
With the large-scale development of the domestic household photovoltaic market and the improvement of component and inverter technology, the system cost has dropped significantly in the past year. The...[Details]
On May 16, in response to
the public opinion storm caused by
Lenovo's
"
5G
voting" incident,
Lenovo
Holdings Chairman and
Lenovo
Group Founder Liu Chuanzhi, Lenovo Gr...[Details]
Using the WWDG of STM32F030, it is found that the MCU will not be reset under STOP, just like the sleep mode of STM8S. Paste the watchdog code: /******************************************************...[Details]
At this exhibition, Microsoft brought its flagship intelligent voice products - XiaoIce and Xiaona. In addition, the voice will be equipped with an intelligent face recognition system. Let's see ho...[Details]
This program sets the LED running light and the 0-16 numbers of the 0th position of the digital tube to light up in a cycle. The digital tube program cannot be put into the main function, because the...[Details]
MCU Programming: Find the average value of 8 unsigned numbers. There are 8 unsigned numbers stored in 8 units of the internal RAM starting at 20H. It is required to save their average value in R2. ;-...[Details]
TI Technology Forum
京公网安备 11010802033920号
EEWORLD
