EEWORLDEEWORLDEEWORLD

Part Number

Search

510KCA60M0000BAGR

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

510KCA60M0000BAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
510KCA60M0000BAGR - - View Buy Now

510KCA60M0000BAGR Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

510KCA60M0000BAGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency60MHz
Functionenable/disable
outputCMOS
Voltage - Power1.8V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)26mA
grade-
Installation typesurface mount
Package/casing4-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Height - Installation (maximum)0.050"(1.28mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
Help with problems encountered when porting bare metal tasks to UCOS
I used LPC1758 chip to realize SD card read and write function. The file system used was fatfs. The bare metal SD card task can be realized. The ucos operating system has established 4 tasks, three of...
a2743919 Real-time operating system RTOS
EEWORLD University ---- MSP430 USS Ultrasonic Sensing and LEA Low Power Acceleration
MSP430 USS Ultrasonic Sensing and LEA Low Power Acceleration : https://training.eeworld.com.cn/course/4306...
admin Talking
Wince5.0 Chinese question
I use wince5.0, and the development environment is Platform Builder. I want to compile a Chinese version. When I finished configuring the project, I started to configure the language options: platform...
mef575 Embedded System
jtag_uart output garbled characters
Why is the output of jtat_uart in nios garbled? Is there some header file or library that needs to be set? #include "system.h" #include "stdio.h" #include "unistd.h" #include "altera_avalon_pio_regs.h...
tianma123 FPGA/CPLD
MSP430F5529LP serial communication, no results
[color=#008000][backcolor=transparent][font=Tahoma,]Using MSP430F5529LaunchPad for UART serial debugging, I used IAR, and communicated through the USB port. The serial debugging assistant has not resp...
55-9 Microcontroller MCU
What is the use of the P6 port of MSP430F147?
I use P6 port to detect the key, but I can't read the value of P6 port. I can't enter the if statement. In the online simulation, the register value is indeed 0 when the key is pressed, but I can't re...
sjzzlxy Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 294  1577  2619  2131  1262  6  32  53  43  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号