EEWORLDEEWORLDEEWORLD

Part Number

Search

GDZJ33

Description
0.5W SILICON PLANAR ZENER DIODES
File Size204KB,4 Pages
ManufacturerDAESAN
Websitehttp://www.diodelink.com
Download Datasheet Compare View All

GDZJ33 Overview

0.5W SILICON PLANAR ZENER DIODES

GDZ J-SERIES ZENER DIODES
Features
· Standards zener voltage tolerance is
±20%.Add
suffix "A"
for
±10%
tolerance and suffix "B" for
±5%
tolerance
other tolerance, non standards and higher zener voltage
upon request
0.5W SILICON PLANAR
ZENER DIODES
DO-35(GLASS)
0.075(1.9)
MAX.
DIA.
1.083(27.5)
MIN.
0.154(3.9)
MAX.
Mechanical Data
· Case : DO-35 glass case
· Polarity : Color band denotes cathode end
· Weight : Approx. 0.13 gram
0.020(0.52)
MAX.
DIA.
1.083(27.5)
MIN.
Dimensions in inches and (millimeters)
Absolute Maximum Ratings (Limiting Values)
(T
A
=25℃)
Symbol
Value
Unit
Zener Current see Table "Characteristics"
Power Dissipation at Tamb=25½
Ptot
500*
mW
Junction Temperature
Tj
175
½
Storage Temperature Range
Ts
-65 to +175
½
*Valid provided that leads at a distance of 10mm from case are kept at ambient temperature.
Cases: DO-34,DO-35 Molded Glass
Characteristic at Tamb=25½
Symbol
Min.
Typ.
Max.
Unit
Thermal Resistance
RthA
_
_
0.3*
K/mW
Junction to Ambient Air
Forward Voltage
VF
_
_
1
V
at IF=100mA
*Valid provided that leads at a distance of 10mm from case are kept at ambient temperature.

GDZJ33 Related Products

GDZJ33 GDZJ GDZJ27 GDZJ30 GDZJ36 GDZJ39
Description 0.5W SILICON PLANAR ZENER DIODES 0.5W SILICON PLANAR ZENER DIODES 0.5W SILICON PLANAR ZENER DIODES 0.5W SILICON PLANAR ZENER DIODES 0.5W SILICON PLANAR ZENER DIODES 0.5W SILICON PLANAR ZENER DIODES
I met the dcexpert moderator in Shenzhen today
Today I met the moderator of dcexpert at the Smart Wearable Device Application Summit:loveliness::loveliness:, a very nice person:lol:lol, I have been traveling in Shenzhen for most of the day today, ...
强仔00001 DIY/Open Source Hardware
The upper limit for each mobile phone is US$2.5. How much 5G patent fees can Huawei collect?
On March 16, Huawei released the "Huawei Innovation and Intellectual Property White Paper 2020" in Shenzhen, launched the Huawei Patent Digital Wall, and announced its 5G patent licensing rate standar...
eric_wang Talking
How does FPGA prevent theft?
What are some tricks for FPGA encryption? Ask an expert!...
eeleader FPGA/CPLD
WNS TNS problem in Vivado
I would like to ask about WNS and TNS in Vivado. Why does the report after my design generates the bitstream show that WNS is less than 0, but the function is still correct after downloading the board...
成谶 FPGA/CPLD
Fabrication of a proportional frequency discriminator
I changed the phase discriminator to the proportional discriminator directly, and the parameters did not change. Why is the output not the modulation signal but the carrier signal? Thank you...
ckx提问 Analog electronics
Schematic diagram of one-input and eight-output terminal block
How to draw the schematic diagram of kf235-5.0 spring type pcb terminal...
LmhSzn1314 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 743  1955  2709  1237  258  15  40  55  25  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号