EEWORLDEEWORLDEEWORLD

Part Number

Search

530AA80M0000DGR

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components    oscillator   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530AA80M0000DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
530AA80M0000DGR - - View Buy Now

530AA80M0000DGR Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530AA80M0000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codecompliant
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency945 MHz
Minimum operating frequency10 MHz
Nominal operating frequency80 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.85mm
power supply3.3 V
Certification statusNot Qualified
longest rise time0.35 ns
Maximum slew rate121 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
Microcontroller application example word
Microcontroller Application Examples...
呱呱 MCU
Newbie help, how to use the multiplication and conjugation instructions in CCS
I need to write code in CCS to implement the multiplication function, that is, to multiply two 32-bit int numbers. Which instruction do I need to use? How do I write the specific implementation code? ...
ly20160110 DSP and ARM Processors
Please delete this article
[i=s]This post was last edited by anthony0424 on 2021-8-13 16:34[/i]Please delete this article...
anthony0424 51mcu
Why is the voltage measurement inaccurate using the AD routine of DM-430M?
[img]http://a2.qpic.cn/psb?/b9947800-0339-47f1-9965-7f2088faa836/e.YORkNewwhT.gj9J83 RsMRjaO700GwCimquYpOg24Xo!/b/dH*DXGhcFwAA&bo=TQFkAAAAAAADAA0!&rf=viewer_4&t=5[/img]...
非你不娶 Microcontroller MCU
How to simulate the TOP file generated by Quartus II?
How to simulate the TOP top-level file generated by Quartus II? There are several modules written by myself in TOP. TOP.vhd is generated by Create HDL design for current file. How to simulate TOP.vhd?...
eeleader-mcu FPGA/CPLD
Industry Forum 2 Tan Jun: Exploring the Winning Way of Consumer Electronics Speech Download (Part 2)
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:58[/i] Mr. Tan Jun, President of ARM China, has gone into the "Apple Core" and stood on the "Industry Ball", using two new perspectives...
呱呱 Mobile and portable

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1417  944  2524  2364  2411  29  20  51  48  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号