Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
300 mA/1.9V/2.5V DC to DC for Co-processor Core
80 mA/2.8V Dual-mode LDO for Memories (LDO1)
130 mA/2.7V/2.8V LDO for Camera Module (LDO2)
130 mA/2.8V LDO for Analog Section Supply of Audio Stereo Codec (LDO6)
10 mA/1.8V/2.8V LDO for Digital Section Supply of Audio Stereo Codec (LDO7)
130 mA/2.8V LDO for Analog Section Supply of Bluetooth
®
Module (LDO4)
130 mA/2.8V LDO for Digital Section Supply of Bluetooth
®
Module (LDO5)
2 mA/2.4V/2.7V LDO for Low-power Device Control (LDO3)
Open Drain Switch
Three-channel Level Shifters
LED Driver
0.5 mA/1.5V Bufferized Voltage Reference
Power Management Start-up Controller and Reset Generation
Over- and Under-voltage Protections
Over-temperature Protection
Shutdown, Sleep and Enable Modes
Straightforward and Easy Interfacing to any Baseband Controller
Small 5 mm x 5 mm, 49-ball BGA Package
Power
Management for
Mobiles (PM)
AT73C204
Description
The AT73C204 device provides an integrated power management solution for the add-
on multimedia features in new-generation mobile phones. These features include a
camera module, sound system for polyphonic ringing tones, memory module for
downloaded MP3 files, Bluetooth module for cordless headset, etc. The most common
approach to the IC architecture of these new-generation mobile phones is a baseband
processor for the basic telephony functions and a separate co-processor for the multi-
media features. Atmel proposes the AT73C202 for power management of the
baseband processor and RF elements, and the AT73C204 for power management of
the multimedia features.
The AT73C204 is suitable for any telecommunications standard: GSM/GPRS, PDS,
CDMA, CDMA2000, WCDMA or UMTS. It is packaged in a small form-factor 49-ball
5 mm x 5 mm BGA package.
6014A–PMGMT–10/03
AT73C204
Pin Description
Table 1.
AT73C204 Pin Description
Signal
LEDI
LEDO
VINF
Ball
C1
C2
E1
Type
I
O
Power Supply
Description
LED driver input
LED driver output
Input voltage
Power On Block
CE
GNDF
RES-B
GNDG
D5
C6
F6
E5
I
Ground
O
Ground
Chip Enable
Ground
Reset open collector output
Ground
Baseband Supply Block
VINA
LX
DM
VOUTO
GNDA
VINB
EN2
VOUT2
GNDB
VOUT1
VREF
VOUT3
G6
F7
G5
G4
G7
A5
B5
B4
A7
B6
B7
A6
I
O
Ground
O
O
O
Power Supply
O
I
O
Ground
Input supply for DC-DC converter
DC-DC converter Output Inductor
Low-power/Full-power selector
DC-DC converter output
Ground of DC-DC Converter
Input supply for LDO1, LDO2, LDO3
Enable LDO2
LDO2 output voltage
Ground for LDO1, LDO2, LDO3
LDO1 output voltage
Bufferized voltage reference
LDO3 output voltage
RF Supply Block
VINC
EN4
EN5
VOUT4
GNDC
VOUT5
A3
B2
C4
B1
A2
A1
Power Supply
I
I
O
Ground
O
Input supply for LDO4, LDO5
Enable LDO4
Enable LDO5
LDO4 output voltage
Ground for LDO4, LDO5
LDO5 output voltage
Vibrator and Buzzer Driver Block
VIND
EN6
VOUT6
SWI
SWO
D7
E6
E7
C5
B3
Power Supply
I
O
I
O
LDO6 input supply
Enable LDO6
LDO6 output voltage
Open drain enable
Open drain output
3
6014A–PMGMT–10/03
Table 1.
AT73C204 Pin Description (Continued)
Signal
GNDD
Ball
A4
Type
Ground
Description
Open drain ground
SIM Interface Block
VINE
EN7
DVB
LSI1
LSI2
LSI3
VOUT7
LSO1
LSO2
LSO3
G1
G3
F4
E4
F3
G2
E3
F1
F2
E2
Power Supply
I
I
I
I
IO
O
O
O
IO
LDO7 input supply
Enable LDO7
Dual-voltage setting on LDO7
Channel 1 level shifter input
Channel 2 level shifter input
Channel 3 level shifter input
LDO7 output voltage
Channel 1 level shifter output
Channel 2 level shifter output
Channel 3 level shifter output
Miscellaneous
CREF
GNDE
DVA
NC
NC
NC
NC
C7
D1
D4
D2
D3
C3
D6
IO
Ground
I
Band gap decoupling
Digital ground
Dual-voltage setting for DC-DC, LDO2, LDO3
Figure 2.
AT73C204 Pin Configuration in 49-ball BGA Package
1
A
VOUT5
2
3
4
5
6
7
GNDC
VINC
GNDD
VINB
VOUT3
GNDB
B
VOUT4
EN4
SWO
VOUT2
EN2
VOUT1
VREF
C
LEDI
LED0
NC
EN5
SWI
GNDF
CREF
D
GNDE
NC
NC
DVA
CE
NC
VIND
E
VINF
LSO3
VOUT7
LSI1
GNDG
EN6
VOUT6
F
LSO1
LSO2
LSI2
DVB
NC
RESB
LX
G
VINE
LSI3
EN7
VOUT0
DM
VINA
GNDA
4
AT73C204
6014A–PMGMT–10/03
Real-time operating system RTOS
京公网安备 11010802033920号
EEWORLD
