DSC2044FE2-H0006
Crystal-less™ Configurable Clock Generator
General Description
The DSC2044FE2-H0006 is a programmable, high
performance dual HCSL output oscillator utilizing
Microchip's proven silicon MEMS technology to
provide excellent jitter and stability while incorporating
additional device functionality. Two HCSL outputs
are controlled by separate supply voltages to allow for
high output isolation. The frequencies of the outrputs
can be identical or independently derived from a
common PLL frequency source.
The DSC2044FE2-H0006 has provision for up to eight
user-defined pre-programmed, pin-selectable output
frequency combinations.
Features
• Frequency and output formats:
- HCSL
156.25MHz
- HCSL
156.25MHz
• Low RMS phase jitter: <1ps (typ)
• ±25ppm frequency stability
• -20°C to +70°C ext. commercial temperature range
• High supply noise rejection: -50dBc
• Pin-selectable configurations
- Up to 8 output frequency combinations
• Excellent shock & vibration immunity
- Qualified to MIL-STD-883
• High reliability
- 20x better MTF than quartz oscillators
• Supply range of 2.25 to 3.6V
• AEC-Q100 automotive qualified
• 14-pin 3.2mm x 2.5mm QFN package
Applications
• Consumer Electronics
• Storage Area Networks
- SATA, SAS, Fibre Channel
• Passive Optical Networks
- EPON, 10G-EPON, GPON, 10G-GPON
• Ethernet
- 1G, 10GBASE-T/KR/LR/SR, and FCoE
• HD/SD/SDI Video & Surveillance
• PCI Express
• Automotive
VDD/VDD2
Block Diagram
CLK1+
156.25MHz HCSL
CLK1-
Control Circuitry
÷2
÷ M1
MEMS
PLL
CLK2+
156.25MHz HCSL
CLK2-
÷2
FS0/FS1/FS2
OE
÷ M2
ClockWorks is a registered trademark of Microchip Technology Inc.
Microchip Technology Inc.
VSS
http://www.microchip.com
November 07, 2016
4515
Revision 1.0
tcghelp@microchip.com
Microchip Technology Inc.
DSC2044FE2-H0006
Ordering Information
Ordering Part Number
DSC2044FE2-H0006
DSC2044FE2-H0006T
Industrial Temperature Range
-20°C to +70°C
-20°C to +70°C
Shipping
Tube
Tape and Reel
Package
14-pin 3.2mm x 2.5mm QFN
14-pin 3.2mm x 2.5mm QFN
Devices are Green and RoHS compliant. Sample material may have only a partial top mark.
OE
NC
NC
GND
VDD2
VDD
Pin Configuration
NC
CLK2+
CLK2-
CLK1-
CLK1+
FS0
FS1
14-pin 3.2mm x 2.5mm QFN
Pin Description
Pin Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Pin Name
OE
NC
NC
GND
FS0
FS1
FS2
CLK1+
CLK1-
CLK2-
CLK2+
VDD2
VDD
NC
PWR
I
I
I
O
O
O
O
PWR
PWR
Pin Type
I
Pin Function
Enables outputs when high and disables outputs when low
Leave unconnected or connect to ground
Leave unconnected or connect to ground
Ground
Least significant bit for frequency selection, see Table 1 for details
Middle bit for frequency selection, see Table 1 for details
Most significant bit for frequency selection, see Table 1 for details
Positive HCSL output
Negative HCSL output
Negative HCSL output
Positive HCSL output
Power supply for HCSL output CLK2, 1.65V to 3.6V (VDD2
≤
VDD)
Power supply
Leave unconnected or connect to ground
November 07, 2016
4515
2
FS2
Revision 1.0
tcghelp@microchip.com
Microchip Technology Inc.
DSC2044FE2-H0006
Operational Description
The DSC2044FE2-H0006 is a dual output HCSL
oscillator consisting of a MEMS resonator and a
supporting PLL IC. The two HCSL outputs are
generated through independent 8-bit programmable
dividers from the output of the internal PLL. The
two constraints are imposed on the output frequencies:
1) f2 = M x f1/N, where M and N are even integers
between 4 and 254, 2) 1.2GHz < N x f2 < 1.7GHz.
The actual frequencies output by DSC2044FE2-H0006
are controlled by an internal pre-programmed memory
(OTP). This memory stores all coefficients required
by the PLL for up to eight different frequency
combinations. Three control pins (FS0 - FS2) select
the output frequency combination.
When OE (pin 1) is floated or connected to VDD,
the DSC2044 is in operational mode. Driving OE
to ground will tri-state both output drivers (hi-
impedance mode).
Output Clock Frequencies
Frequency select bits are weakly tied high so if left unconnected the default setting will be [111] and the device will output the
associated frequency highlighted in bold.
Freq Select Bits [FS2, FS1, FS0] - Default is [111]
Freq (MHz)
000
CLK1
CLK2
NA
NA
001
NA
NA
010
NA
NA
011
NA
NA
100
NA
NA
101
NA
NA
110
NA
NA
111
156.25
156.25
Table 1. Pin-Selectable Output Frequencies
Absolute Maximum Ratings
Item
Supply Voltage
Input Voltage
Junction Temp
Storage Temp
Soldering Temp
ESD
HBM
MM
CDM
1000+ years of data retention on internal memory
Min.
-0.3
-0.3
-
-55
-
Max.
+4.0
VDD + 0.3
+150
+150
+260
4000
400
1500
Units
V
V
°C
°C
°C
Condition
40sec max.
-
V
November 07, 2016
4515
3
Revision 1.0
tcghelp@microchip.com
Microchip Technology Inc.
DSC2044FE2-H0006
Specifications
(Unless specified otherwise: T = 25°C)
Parameter
Supply Voltage¹
Supply Current
Supply Current²
Frequency Stability
Aging
Startup Time³
Input Logic Levels
Input Logic High
Input Logic Low
Output Disable Time
Output Enable Time
4
Pull-Up Resistor²
4
Symbol
VDD
IDD
IDD
F
F
tSU
VIH
VIL
tDA
tEN
Condition
Min.
2.25
Typ.
Max.
3.6
Units
V
mA
mA
OE pin low - output is disabled
OE pin high - outputs are enabled
RL = 50Ohms, F01 = F02 = 156.25MHz
Includes frequency variation due to initial
tolerance, temp. and power supply voltage
First year (@ 25°C)
T = 25°C
0.75 x VDD
-
21
60
23
±25
±5
5
-
0.25 x VDD
5
20
ppm
ppm
ms
V
ns
ns
kOhms
Pull-up exists on all digital IO
HCSL Outputs
40
Output Logic Levels
Output Logic High
Output Logic Low
Pk to Pk Output Swing
Output Transition Time
Rise Time
Fall Time
Frequency
Output Duty Cycle
Period Jitter
5
Integrated Phase Noise
4
VOH
VOL
RL = 50Ohms
Single-Ended
0.725
-
750
-
0.1
V
mV
ps
tR
tF
CLK1
CLK2
SYM
JPER
JPH
20% to 80%
RL = 50Ohms, CL = 2pF
[FS2, FS1, FS0] = [1, 1, 1]
Differential
F01 = F02 = 156.25MHz
200kHz to 20MHz @ 156.25MHz
100kHz to 20MHz @ 156.25MHz
12kHz to 20MHz @ 156.25MHz
200
156.25
156.25
48
2.8
0.25
0.37
1.7
400
MHz
52
%
psRMS
2
psRMS
Notes:
1. Pin 12 VDD2, and pin 13 VDD should be filtered with 0.1uF capacitors.
2. Output is enabled if OE pin is floated or not connected.
3. tSU is time to 100ppm stable output frequency after VDD is applied and outputs are enabled.
4. Output Waveform and Test Circuit figures below define the parameters.
5. Period Jitter includes crosstalk from adjacent output.
November 07, 2016
4515
4
Revision 1.0
tcghelp@microchip.com
Microchip Technology Inc.
DSC2044FE2-H0006
Nominal Performance Parameters
(Unless specified otherwise: T = 25°C, VDD = 3.3V)
Figure 1. HCSL Phase Jitter (integrated phase noise)
HCSL Output Waveform
675
OE
Figure 2. HCSL Output Waveform
MSL 1 @ 260°C refer to JSTD-020C
Ramp-Up Rate (200°C to Peak Temp)
Preheat Time 150°C to 200°C
Time maintained above 217°C
Peak Temperature
Time within 5°C of actual Peak
Ramp-Down Rate
Time 25°C to Peak Temperature
3°C/sec Max.
60 - 180 sec
60 - 150 sec
255 - 260°C
20 - 40 sec
6°C/sec Max.
8 min Max.
November 07, 2016
4515
5
Revision 1.0
tcghelp@microchip.com
京公网安备 11010802033920号
EEWORLD
