DSC2144FI2-F0022
Crystal-less™ Configurable Clock Generator
General Description
The DSC2144FI2-F0022 is a programmable, high
performance dual HCSL output oscillator utilizing
Microchip's proven silicon MEMS technology to
provide excellent jitter and stability while incorporating
high output frequency flexibility.
The DSC2144FI2-F0022 allows the user to
independently modify the frequency of each output
using I2C interface.
The user can also select from two pre-programmed
default output frequencies using the frequency
select pin.
Features
• Frequency and output formats:
- HCSL
100MHz
- HCSL
100MHz
• Low RMS phase jitter: <1ps (typ)
• ±25ppm frequency stability
• -40°C to +85°C industrial temperature range
• High supply noise rejection: -50dBc
• I2C programmable frequencies
• Excellent shock & vibration immunity
- Qualified to MIL-STD-883
• High reliability
- 20x better MTF than quartz oscillators
• Supply range of 2.25 to 3.6V
• AEC-Q100 automotive qualified
• 14-pin 3.2mm x 2.5mm QFN package
Applications
• Consumer Electronics
• Storage Area Networks
- SATA, SAS, Fibre Channel
• Passive Optical Networks
- EPON, 10G-EPON, GPON, 10G-GPON
• Ethernet
- 1G, 10GBASE-T/KR/LR/SR, and FCoE
• HD/SD/SDI Video & Surveillance
• PCI Express
• Automotive
VDD/VDD2
Block Diagram
CLK1+
100MHz HCSL
CLK1-
Control Circuitry
÷2
÷ M1
MEMS
PLL
CLK2+
100MHz HCSL
CLK2-
÷2
FS
OE
÷ M2
ClockWorks is a registered trademark of Microchip Technology Inc.
Microchip Technology Inc.
VSS
http://www.microchip.com
March 21, 2017
5008
Revision 1.0
tcghelp@microchip.com
Microchip Technology Inc.
DSC2144FI2-F0022
Ordering Information
Ordering Part Number
DSC2144FI2-F0022
DSC2144FI2-F0022T
Industrial Temperature Range
-40°C to +85°C
-40°C to +85°C
Shipping
Tube
Tape and Reel
Package
14-pin 3.2mm x 2.5mm QFN
14-pin 3.2mm x 2.5mm QFN
Devices are Green and RoHS compliant. Sample material may have only a partial top mark.
OE
NC
NC
GND
VDD2
VDD
Pin Configuration
FS
CLK2+
CLK2-
CLK1-
CLK1+
Pin Description
Pin Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Pin Name
OE
NC
NC
GND
SDA
SCL
CS_bar
CLK1+
CLK1-
CLK2-
CLK2+
VDD2
VDD
FS
PWR
I
I
I
O
O
O
O
PWR
PWR
I
Pin Type
I
14-pin 3.2mm x 2.5mm QFN
CS_bar
SDA
SCL
Pin Function
Enables outputs when high and disables outputs when low
Leave unconnected or connect to ground
Leave unconnected or connect to ground
Ground
I2C serial data
I2C serial clock
I2C chip select (active low)
Positive HCSL output
Negative HCSL output
Negative HCSL output
Positive HCSL output
Power supply for HCSL output CLK2, 1.65V to 3.6V (VDD2
≤
VDD)
Power supply
Frequency select pin, see Table 1 for details
March 21, 2017
5008
2
Revision 1.0
tcghelp@microchip.com
Microchip Technology Inc.
DSC2144FI2-F0022
Operational Description
The DSC2144FI2-F0022 is a dual output HCSL
oscillator consisting of a MEMS resonator and a supporting
PLL IC. The two HCSL outputs are generated through
independent 8-bit programmable dividers from the output
of the internal PLL. DSC2144FI2-F0022 allows for easy
programming of theoutput frequencies using I2C interface.
Upon power-up, the output frequencies are controlled
by an internal pre-programmed memory (OTP). This
memory stores all coefficients required by the PLL for two
different default frequency pairs. The control pin (FS)
selects the initial pair. Once the device is powered up, a
new output frequency pair can be programmed using I2C
pins. Programming details are provided in the
Programming Guide.
When OE (pin 1) is floated or connected to VDD, the
DSC2144FI2-F0022 is in operational mode. Driving
OE to ground will disable both output drivers (hi-
impedance mode).
Output Clock Frequencies
Frequency select bits are weakly tied high so if left unconnected the default setting will be [1] and the device will output the
associated frequency highlighted in bold.
Freq Select Bit [FS] - Default is [1]
Freq (MHz)
0
CLK1
CLK2
NA
NA
Table 1. Pin-Selectable Output Frequencies
1
100
100
Absolute Maximum Ratings
Item
Supply Voltage
Input Voltage
Junction Temp
Storage Temp
Soldering Temp
ESD
HBM
MM
CDM
1000+ years of data retention on internal memory
Min.
-0.3
-0.3
-
-55
-
Max.
+4.0
VDD + 0.3
+150
+150
+260
4000
400
1500
Units
V
V
°C
°C
°C
Condition
40sec max.
-
V
March 21, 2017
5008
3
Revision 1.0
tcghelp@microchip.com
Microchip Technology Inc.
DSC2144FI2-F0022
Specifications
(Unless specified otherwise: T = 25°C)
Parameter
Supply Voltage¹
Supply Current
Supply Current²
Frequency Stability
Aging
Startup Time³
Input Logic Levels
Input Logic High
Input Logic Low
Output Disable Time
Output Enable Time
4
Pull-Up Resistor²
4
Symbol
VDD
IDD
IDD
F
F
tSU
VIH
VIL
tDA
tEN
Condition
Min.
2.25
Typ.
Max.
3.6
Units
V
mA
mA
OE pin low - output is disabled
OE pin high - outputs are enabled
RL = 50Ohms, F01 = F02 = 156.25MHz
Includes frequency variation due to initial
tolerance, temp. and power supply voltage
First year (@ 25°C)
T = 25°C
0.75 x VDD
-
21
60
23
±25
±5
5
-
0.25 x VDD
5
20
ppm
ppm
ms
V
ns
ns
kOhms
Pull-up exists on all digital IO
HCSL Outputs
40
Output Logic Levels
Output Logic High
Output Logic Low
Pk to Pk Output Swing
Output Transition Time
Rise Time
Fall Time
Frequency
Output Duty Cycle
Period Jitter
5
Integrated Phase Noise
4
VOH
VOL
RL = 50Ohms
Single-Ended
0.725
-
750
-
0.1
V
mV
ps
tR
tF
CLK1
CLK2
SYM
JPER
JPH
20% to 80%
RL = 50Ohms, CL = 2pF
[FS] = [1]
Differential
F01 = F02 = 156.25MHz
200kHz to 20MHz @ 156.25MHz
100kHz to 20MHz @ 156.25MHz
12kHz to 20MHz @ 156.25MHz
200
100
100
48
2.8
0.25
0.37
1.7
400
MHz
52
%
psRMS
2
psRMS
Notes:
1. Pin 12 VDD2, and pin 13 VDD should be filtered with 0.1uF capacitors.
2. Output is enabled if OE pin is floated or not connected.
3. tSU is time to 100ppm stable output frequency after VDD is applied and outputs are enabled.
4. Output Waveform and Test Circuit figures below define the parameters.
5. Period Jitter includes crosstalk from adjacent output.
March 21, 2017
5008
4
Revision 1.0
tcghelp@microchip.com
Microchip Technology Inc.
DSC2144FI2-F0022
Nominal Performance Parameters
(Unless specified otherwise: T = 25°C, VDD = 3.3V)
Figure 1. HCSL Phase Jitter (integrated phase noise)
HCSL Output Waveform
675
OE
Figure 2. HCSL Output Waveform
MSL 1 @ 260°C refer to JSTD-020C
Ramp-Up Rate (200°C to Peak Temp)
Preheat Time 150°C to 200°C
Time maintained above 217°C
Peak Temperature
Time within 5°C of actual Peak
Ramp-Down Rate
Time 25°C to Peak Temperature
3°C/sec Max.
60 - 180 sec
60 - 150 sec
255 - 260°C
20 - 40 sec
6°C/sec Max.
8 min Max.
March 21, 2017
5008
5
Revision 1.0
tcghelp@microchip.com
京公网安备 11010802033920号
EEWORLD
