EEWORLDEEWORLDEEWORLD

Part Number

Search

552AJ000736DGR

Description
VCXO; DIFF/SE; DUAL FREQ; 10-141
CategoryPassive components   
File Size477KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

552AJ000736DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
552AJ000736DGR - - View Buy Now

552AJ000736DGR Overview

VCXO; DIFF/SE; DUAL FREQ; 10-141

552AJ000736DGR Parametric

Parameter NameAttribute value
typeVCXO
Frequency - Output 1644.53125MHz
Frequency - Output 2698.812335MHz
Frequency - Output 3-
Frequency - Output 4-
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±20ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)130mA
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Package/casing6-SMD, no leads
Current - Power (disabled) (maximum)75mA
Si 5 5 2
R
EVISION
D
D
U A L
F
REQUENCY
V
OLTAGE
- C
ON TROLLED
C
R Y S TA L
O
SCILLATOR
(VCXO) 10 MH
Z TO
1 . 4 G H
Z
Features
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Ordering Information:
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 10.
Description
The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low-jitter clocks in noisy environments typically found in communication
systems. The Si552 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
FS
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK- CLK+
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
®
Clock Synthesis
ADC
V
C
FS
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si552
Simple troubleshooting of electronic multifunctional electric meter
The reason why the meter does not display: No power supply. Solution: ① Use a multimeter to check whether there is voltage in the circuit (it is recommended to measure on the voltage terminal block of...
长沙威伟 Industrial Control Electronics
LeCroy Redefines the Standard for Serial Data Decode and Debug on Oscilloscopes
LeCroy Redefines the Standard for Serial Data Decode and Debug on Oscilloscopes...
安_然 Test/Measurement
Happy National Day to everyone
The company had some things to do these two days, so I ran back and forth between my residence, company, and factory, just like running a marathon. The consolation is that this is only a seven-day vac...
mmmllb Talking
How to use 32-bit printer driver under 64-bit? SHARP AR-256L
I have already inquired with the official website, and the printer I bought only has 32-bit XP and 2K drivers. Now the computer has upgraded its memory, and it must use the 64-bit XP system. So the pr...
lsbhjl Embedded System
FFT core modelsim simulation error of altera
This error occurred in the modelsim simulation of the FFT IP core: Instantiation of 'auk_dspip_r22sdf_top_fft_91' failed. The design unit was not found. The FFT core ran successfully before without th...
zhenpeng25 FPGA/CPLD
EEWORLD University ---- Power Design Tips 27: Buck Parallel Power Supply
Power Design Tips 27: Buck Parallel Power Supply : https://training.eeworld.com.cn/course/488...
dongcuipin Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1234  96  334  1369  2236  25  2  7  28  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号