LCMXO3LF-2100E-6MG324I datasheet, PDF

Datasheet> All Categories > semiconductor> Programmable logic devices> LCMXO3LF-2100E-6MG324I

LCMXO3LF-2100E-6MG324I: DescriptionIC FPGA 268 I/O 324CSFBGA; Categorysemiconductor Programmable logic devices; File Size2MB，93 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com; Environmental Compliance

Download Datasheet Parametric View All

LCMXO3LF-2100E-6MG324I Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	LCMXO3LF-2100E-6MG324I	-	-	View	Buy Now

LCMXO3LF-2100E-6MG324I Overview

IC FPGA 268 I/O 324CSFBGA

LCMXO3LF-2100E-6MG324I Parametric

Parameter Name	Attribute value
Number of LABs/CLBs	264
Number of logic elements/units	2112
Total RAM bits	75776
Number of I/Os	268
Voltage - Power	1.14 V ~ 1.26 V
Installation type	surface mount
Operating temperature	-40°C ~ 100°C（TJ）
Package/casing	324-VFBGA
Supplier device packaging	324-CSFBGA（10x10）

Preview

Download Datasheet

View All

MachXO3 Family

Data Sheet

FPGA-DS-02032-2.3

November 2018

MachXO3 Family

Data Sheet

Contents

Acronyms in This Document .................................................................................................................................................6

1. Introduction ..................................................................................................................................................................7

1.1.

Features...............................................................................................................................................................8

1.1.1. Solutions .........................................................................................................................................................8

1.1.2. Flexible Architecture .......................................................................................................................................8

1.1.3. Advanced Packaging .......................................................................................................................................8

1.1.4. Pre-Engineered Source Synchronous I/O ........................................................................................................8

1.1.5. High Performance, Flexible I/O Buffer ............................................................................................................8

1.1.6. Flexible On-Chip Clocking................................................................................................................................8

1.1.7. Non-volatile, Multi-time Programmable.........................................................................................................8

1.1.8. TransFR Reconfiguration .................................................................................................................................8

1.1.9. Enhanced System Level Support .....................................................................................................................8

1.1.10.

Applications ................................................................................................................................................8

1.1.11.

Low Cost Migration Path ............................................................................................................................8

2. Architecture ................................................................................................................................................................10

2.1.

Architecture Overview ......................................................................................................................................10

2.2.

PFU Blocks .........................................................................................................................................................12

2.2.1. Slices .............................................................................................................................................................12

2.2.2. Modes of Operation ......................................................................................................................................14

2.2.3. RAM Mode ....................................................................................................................................................14

2.2.4. ROM Mode ....................................................................................................................................................14

2.3.

Routing ..............................................................................................................................................................15

2.4.

Clock/Control Distribution Network...................................................................................................................15

2.4.1. sysCLOCK Phase Locked Loops (PLLs) ...........................................................................................................17

2.5.

sysMEM Embedded Block RAM Memory ..........................................................................................................20

2.5.1. sysMEM Memory Block ................................................................................................................................20

2.5.2. Bus Size Matching .........................................................................................................................................20

2.5.3. RAM Initialization and ROM Operation ........................................................................................................20

2.5.4. Memory Cascading .......................................................................................................................................20

2.5.5. Single, Dual, Pseudo-Dual Port and FIFO Modes ..........................................................................................21

2.5.6. FIFO Configuration ........................................................................................................................................22

2.5.7. Memory Core Reset ......................................................................................................................................22

2.5.8. EBR Asynchronous Reset ..............................................................................................................................23

2.6.

Programmable I/O Cells (PIC) ............................................................................................................................24

2.7.

PIO .....................................................................................................................................................................26

2.7.1. Input Register Block ......................................................................................................................................26

2.7.2. Output Register Block ...................................................................................................................................26

2.7.3. Tri-state Register Block .................................................................................................................................27

2.8.

Input Gearbox ...................................................................................................................................................27

2.9.

Output Gearbox.................................................................................................................................................29

2.10. sysI/O Buffer ......................................................................................................................................................31

2.10.1.

Typical I/O Behavior during Power-up .....................................................................................................31

2.10.2.

Supported Standards ................................................................................................................................31

2.10.3.

sysI/O Buffer Banks...................................................................................................................................33

2.11. Hot Socketing ....................................................................................................................................................34

2.12. On-chip Oscillator ..............................................................................................................................................34

2.13. Embedded Hardened IP Functions ....................................................................................................................35

2.13.1.

Hardened I

C IP Core ................................................................................................................................35

2.13.2.

Hardened SPI IP Core ................................................................................................................................36

2.13.3.

Hardened Timer/Counter .........................................................................................................................38

2.14. User Flash Memory (UFM) ................................................................................................................................39

2.15. Standby Mode and Power Saving Options ........................................................................................................39

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

2.16. Power On Reset ................................................................................................................................................. 40

2.17. Configuration and Testing ................................................................................................................................. 41

2.17.1.

IEEE 1149.1-Compliant Boundary Scan Testability ................................................................................... 41

2.17.2.

Device Configuration ................................................................................................................................ 41

2.18. TraceID .............................................................................................................................................................. 43

2.19. Density Shifting ................................................................................................................................................. 43

3. DC and Switching Characteristics ............................................................................................................................... 44

3.1.

Absolute Maximum Rating ................................................................................................................................ 44

3.2.

Recommended Operating Conditions ............................................................................................................... 44

3.3.

Power Supply Ramp Rates ................................................................................................................................ 44

3.4.

Power-On-Reset Voltage Levels ........................................................................................................................ 45

3.5.

Hot Socketing Specifications ............................................................................................................................. 45

3.6.

Programming/Erase Specifications ................................................................................................................... 45

3.7.

ESD Performance .............................................................................................................................................. 45

3.8.

DC Electrical Characteristics .............................................................................................................................. 46

3.9.

Static Supply Current – C/E Devices .................................................................................................................. 47

3.10. Programming and Erase Supply Current – C/E Devices ..................................................................................... 48

3.11. sysI/O Recommended Operating Conditions ..................................................................................................... 49

3.12. sysI/O Single-Ended DC Electrical Characteristics .............................................................................................. 50

3.13. sysI/O Differential Electrical Characteristics ..................................................................................................... 51

3.13.1.

LVDS.......................................................................................................................................................... 51

3.13.2.

LVDS Emulation ........................................................................................................................................ 51

3.13.3.

BLVDS ....................................................................................................................................................... 52

3.13.4.

LVPECL....................................................................................................................................................... 53

3.13.5.

MIPI D-PHY Emulation .............................................................................................................................. 54

3.14. Typical Building Block Function Performance – C/E Devices ............................................................................ 57

3.14.1.

Pin-to-Pin Performance (LVCMOS25 12 mA Drive) .................................................................................. 57

3.14.2.

Register-to-Register Performance ............................................................................................................ 57

3.15. Derating Logic Timing ........................................................................................................................................ 57

3.16. Maximum sysI/O Buffer Performance .............................................................................................................. 58

3.17. MachXO3L/LF External Switching Characteristics – C/E Devices ...................................................................... 59

3.18. sysCLOCK PLL Timing ......................................................................................................................................... 65

3.19. NVCM/Flash Download Time ............................................................................................................................ 66

3.20. JTAG Port Timing Specifications ........................................................................................................................ 66

3.21. sysCONFIG Port Timing Specifications .............................................................................................................. 68

3.22. I

C Port Timing Specifications ........................................................................................................................... 69

3.23. SPI Port Timing Specifications ........................................................................................................................... 69

3.24. Switching Test Conditions ................................................................................................................................. 69

4. Signal Descriptions...................................................................................................................................................... 70

4.1.

Pin Information Summary ................................................................................................................................. 72

5. MachXO3 Part Number Description ........................................................................................................................... 77

6. Ordering Information ................................................................................................................................................. 78

6.1.

MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging ...... 78

6.2.

MachXO3LF Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging .... 81

References .......................................................................................................................................................................... 85

Revision History .................................................................................................................................................................. 86

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

Figures

Figure 2.1. Top View of the MachXO3L/LF-1300 Device ....................................................................................................10

Figure 2.2. Top View of the MachXO3L/LF-4300 Device ....................................................................................................11

Figure 2.3. PFU Block Diagram ............................................................................................................................................12

Figure 2.4. Slice Diagram ....................................................................................................................................................13

Figure 2.5. Primary Clocks for MachXO3L/F Devices ..........................................................................................................16

Figure 2.6. Secondary High Fanout Nets for MachXO3L/F Devices ....................................................................................17

Figure 2.7. PLL Diagram ......................................................................................................................................................18

Figure 2.8. sysMEM Memory Primitives .............................................................................................................................21

Figure 2.9. Memory Core Reset ..........................................................................................................................................23

Figure 2.10. EBR Asynchronous Reset (Including GSR) Timing Diagram .............................................................................23

Figure 2.11. Group of Four Programmable I/O Cells ..........................................................................................................25

Figure 2.12. Sentry Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)..........................................27

Figure 2.13. Input Gearbox .................................................................................................................................................28

Figure 2.14. Output Gearbox ..............................................................................................................................................30

Figure 2.15. MachXO3L/LF-1300 in 256 Ball Packages, MachXO3L/LF-2100, MachXO3L/LF-4300, MachXO3L/LF-6900 and

MachXO3L/LF-9400 Banks I/O Banks..................................................................................................................................33

Figure 2.16. MachXO3L/LF-640 and MachXO3L/LF-1300 Banks.........................................................................................34

Figure 2.17. Embedded Function Block Interface ...............................................................................................................35

Figure 2.18. I

C Core Block Diagram ...................................................................................................................................36

Figure 2.19. SPI Core Block Diagram ...................................................................................................................................37

Figure 2.20. Timer/Counter Block Diagram ........................................................................................................................38

Figure 3.1. LVDS Using External Resistors (LVDS25E) .........................................................................................................51

Figure 3.2. BLVDS Multi-point-Output Example .................................................................................................................52

Figure 3.3. Differential LVPECL ...........................................................................................................................................53

Figure 3.4. MIPI D-PHY Input Using External Resistors .......................................................................................................54

Figure 3.5. MIPI D-PHY Output Using External Resistors ....................................................................................................55

Figure 3.6.Receiver GDDR71_RX. Waveforms ....................................................................................................................64

Figure 3.7. Transmitter GDDR71_TX. Waveforms ..............................................................................................................64

Figure 3.8. JTAG Port Timing Waveforms ...........................................................................................................................67

Figure 3.9. Output Test Load, LVTTL and LVCMOS Standards ............................................................................................69

Tables

Table 1.1. MachXO3L/LF Family Selection Guide .................................................................................................................9

Table 2.1. Resources and Modes Available per Slice ..........................................................................................................12

Table 2.2. Slice Signal Descriptions .....................................................................................................................................13

Table 2.3. Number of Slices Required For Implementing Distributed RAM .......................................................................14

Table 2.4. PLL Signal Descriptions .......................................................................................................................................19

Table 2.5. sysMEM Block Configurations ............................................................................................................................20

Table 2.6. EBR Signal Descriptions ......................................................................................................................................21

Table 2.7. Programmable FIFO Flag Ranges........................................................................................................................22

Table 2.8. PIO Signal List .....................................................................................................................................................26

Table 2.9. Input Gearbox Signal List....................................................................................................................................27

Table 2.10. Output Gearbox Signal List...............................................................................................................................29

Table 2.11. Supported Input Standards...............................................................................................................................32

Table 2.12. Supported Output Standards............................................................................................................................32

Table 2.13. Available MCLK Frequencies ............................................................................................................................34

Table 2.14. I

C Core Signal Description ...............................................................................................................................36

Table 2.15. SPI Core Signal Description ..............................................................................................................................37

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

MachXO3 Family

Data Sheet

Table 2.16. Timer/Counter Signal Description.................................................................................................................... 39

Table 2.17. MachXO3L/LF Power Saving Features Description .......................................................................................... 40

Table 3.1. Absolute Maximum Rating

1, 2, 3

.......................................................................................................................... 44

Table 3.2. Recommended Operating Conditions

.............................................................................................................. 44

Table 3.3. Power Supply Ramp Rates ................................................................................................................................. 44

Table 3.4. Power-On Reset Voltage Levels ......................................................................................................................... 45

Table 3.5. Hot Socketing Specifications .............................................................................................................................. 45

Table 3.6. Programming/Erase Specifications .................................................................................................................... 45

Table 3.7. DC Electrical Characteristics ............................................................................................................................... 46

Table 3.8. Static Supply Current – C/E Devices

1, 2, 3, 6

.......................................................................................................... 47

Table 3.9. Programming and Erase Supply Current – C/E Devices

1, 2, 3, 4

............................................................................ 48

Table 3.10. sysI/O Recommended Operating Conditions ................................................................................................... 49

Table 3.11. sysI/O Single-Ended DC Electrical Charateristics

1, 2

.......................................................................................... 50

Table 3.12. LVDS ................................................................................................................................................................. 51

Table 3.13. LVDS25E DC Conditions.................................................................................................................................... 52

Table 3.14. BLVDS DC Condition ......................................................................................................................................... 53

Table 3.15. LVPECL DC Conditions ...................................................................................................................................... 54

Table 3.16. MIPI DC Conditions .......................................................................................................................................... 55

Table 3.17. MIPI D-PHY Output DC Conditions ................................................................................................................... 56

Table 3.18. Pin-to-Pin Performance (LVCMOS25 12 mA Drive) .......................................................................................... 57

Table 3.19. Register-to-Register Performance ................................................................................................................... 57

Table 3.20. Maximum sysI/O Buffer Performance ............................................................................................................. 58

Table 3.21. MachXO3L/LF External Switching Characteristics – C/E Devices

1, 2, 3, 4, 5, 6, 10

................................................... 59

Table 3.22. sysCLOCK PLL Timing ........................................................................................................................................ 65

Table 3.23. NVCM/Flash Download Time ........................................................................................................................... 66

Table 3.24. JTAG Port Timing Specifications ....................................................................................................................... 66

Table 3.25. sysCONFIG Port Timing Specifications ............................................................................................................. 68

Table 3.26. I

C Port Timing Specification ............................................................................................................................ 69

Table 3.27. SPI Port Timing Specifications .......................................................................................................................... 69

Table 3.28. Test Fixture Required Components, Non-Terminated Interfaces .................................................................... 69

Table 4.1. Signal Descriptions ............................................................................................................................................. 70

Table 4.2. MachXO3L/LF-640 and MachXO3L/LF-1300 ...................................................................................................... 72

Table 4.3. MachXO3L/LF-2100............................................................................................................................................ 73

Table 4.4. MachXO3L/LF-4300............................................................................................................................................ 74

Table 4.5. MachXO3L/LF-6900............................................................................................................................................ 75

Table 4.6. MachXO3L/LF-9400C.......................................................................................................................................... 76

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.3

Recommended Resources

A RKC XTE-7000 temperature controller circuit diagram

ADT70 internal functional block diagram

Digital signal processing block diagram in XCD2500BQ

Ten-band frequency equalizer

Remote control battery switch circuit diagram

transistor NOR gate

Looking for a stepper motor program controlled by STM32 and TMC2100: ...; hust_lilinbing stm32/stm8

SQLite Chinese path support issue: Hello everyone, I am using sqlite database, but I found that it does not support Chinese paths, but I want to put the data on the memory card, how can I solve it? I found that it may be a problem with...; marchz Embedded System

CreateControl return value failed: } }; //HTM if(!m_wndPdf.CreateControl(clsid, NULL, WS_VISIBLE, rectClient,this, AFX_IDW_PANE_LAST)) { MessageBox(L"htm create error!"); return false; } } This return is successful { CLSID clsid = { 0x...; weiwei_yang Embedded System

Disassembling my Audio-Technica high-end headphones: :):) I was bored with reviewing again, so I took apart my active noise reduction headphones. The chip is the active noise reduction chip as3410 from ams. Without further ado, here are the pictures: :v...; 强仔00001 Making friends through disassembly

Please tell me about the liquid level relay!!!: I want to design a water level control system, which starts to replenish water when the water level is lower than the low water level and stops replenishing water when the water level is higher than t...; yunkenlee Industrial Control Electronics

When Proteus7.10 is opened, it displays: No valid license key found,: When I open Proteus7.10, it says: No valid license key found. You can run Licence.exe to view the current installation key. What is going on? Please help. Thanks!...; ywc3000 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components