HEF4075BP,652 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> HEF4075BP,652

HEF4075BP,652: DescriptionIC GATE OR 3CH 3-INP 14DIP; Categorylogic logic; File Size25KB，3 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

HEF4075BP,652 Overview

IC GATE OR 3CH 3-INP 14DIP

HEF4075BP,652 Parametric

Parameter Name	Attribute value
Brand Name	NXP Semiconductor
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	DIP
package instruction	DIP, DIP14,.3
Contacts	14
Manufacturer packaging code	SOT27-1
Reach Compliance Code	compliant
ECCN code	EAR99
series	4000/14000/40000
JESD-30 code	R-PDIP-T14
JESD-609 code	e4
length	19.025 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	OR GATE
MaximumI(ol)	0.00036 A
Number of functions	3
Number of entries	3
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	260
power supply	5/15 V
Prop。Delay @ Nom-Sup	130 ns
propagation delay (tpd)	130 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	4.2 mm
Maximum supply voltage (Vsup)	15 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	NICKEL PALLADIUM GOLD
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	7.62 mm

Preview

Download Datasheet

View All

INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

•

The IC04 LOCMOS HE4000B Logic

Family Specifications HEF, HEC

•

The IC04 LOCMOS HE4000B Logic

Package Outlines/Information HEF, HEC

HEF4075B

gates

Triple 3-input OR gate

Product speciﬁcation

File under Integrated Circuits, IC04

January 1995

HEF4075BP,652 Related Products

	HEF4075BP,652	933373050652	933373050653	HEF4075BT,653	933324280652	HEF4075BP	HEF4075BT	HEF4075BT-T	HEF4075BD
Description	IC GATE OR 3CH 3-INP 14DIP	4000/14000/40000 SERIES, TRIPLE 3-INPUT OR GATE, PDSO14, PLASTIC, SOT-108-1, SO-14	4000/14000/40000 SERIES, TRIPLE 3-INPUT OR GATE, PDSO14, PLASTIC, SOT-108-1, SO-14	IC GATE OR 3CH 3-INP 14SO	4000/14000/40000 SERIES, TRIPLE 3-INPUT OR GATE, PDIP14, PLASTIC, SOT-27-1, DIP-14	4000/14000/40000 SERIES, TRIPLE 3-INPUT OR GATE, PDIP14, PLASTIC, SOT-27-1, DIP-14	4000/14000/40000 SERIES, TRIPLE 3-INPUT OR GATE, PDSO14, PLASTIC, SOT-108-1, SO-14	4000/14000/40000 SERIES, TRIPLE 3-INPUT OR GATE, PDSO14, PLASTIC, SOT-108-1, SO-14	IC 4000/14000/40000 SERIES, TRIPLE 3-INPUT OR GATE, CDIP14, SOT-73, CERDIP-14, Gate
Maker	NXP	NXP	NXP	NXP	NXP	NXP	NXP	NXP	NXP
Parts packaging code	DIP	SOIC	SOIC	SOIC	DIP	DIP	SOIC	SOIC	DIP
package instruction	DIP, DIP14,.3	SOP,	SOP,	SOP, SOP14,.25	DIP,	DIP, DIP14,.3	SOP, SOP14,.25	SOP,	DIP, DIP14,.3
Contacts	14	14	14	14	14	14	14	14	14
Reach Compliance Code	compliant	unknown	unknown	compliant	unknown	compliant	compliant	unknown	unknown
series	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000
JESD-30 code	R-PDIP-T14	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14	R-PDIP-T14	R-PDIP-T14	R-PDSO-G14	R-PDSO-G14	R-GDIP-T14
Logic integrated circuit type	OR GATE	OR GATE	OR GATE	OR GATE	OR GATE	OR GATE	OR GATE	OR GATE	OR GATE
Number of functions	3	3	3	3	3	3	3	3	3
Number of entries	3	3	3	3	3	3	3	3	3
Number of terminals	14	14	14	14	14	14	14	14	14
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED
encapsulated code	DIP	SOP	SOP	SOP	DIP	DIP	SOP	SOP	DIP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	IN-LINE	IN-LINE	SMALL OUTLINE	SMALL OUTLINE	IN-LINE
propagation delay (tpd)	130 ns	130 ns	130 ns	130 ns	130 ns	130 ns	130 ns	130 ns	130 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	4.2 mm	1.75 mm	1.75 mm	1.75 mm	4.2 mm	4.2 mm	1.75 mm	1.75 mm	5.08 mm
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	YES	YES	YES	NO	NO	YES	YES	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Terminal form	THROUGH-HOLE	GULL WING	GULL WING	GULL WING	THROUGH-HOLE	THROUGH-HOLE	GULL WING	GULL WING	THROUGH-HOLE
Terminal pitch	2.54 mm	1.27 mm	1.27 mm	1.27 mm	2.54 mm	2.54 mm	1.27 mm	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
width	7.62 mm	3.9 mm	3.9 mm	3.9 mm	7.62 mm	7.62 mm	3.9 mm	3.9 mm	7.62 mm
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to	-	-
JESD-609 code	e4	e4	e4	e4	e4	e4	e4	e4	-
length	19.025 mm	8.65 mm	8.65 mm	8.65 mm	19.025 mm	19.025 mm	8.65 mm	8.65 mm	-
Load capacitance (CL)	50 pF	-	-	50 pF	-	50 pF	50 pF	50 pF	50 pF
MaximumI(ol)	0.00036 A	-	-	0.00036 A	-	0.00036 A	0.00036 A	-	0.00036 A
Maximum operating temperature	85 °C	-	-	85 °C	-	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-	-	-40 °C	-	-40 °C	-40 °C	-40 °C	-40 °C
Encapsulate equivalent code	DIP14,.3	-	-	SOP14,.25	-	DIP14,.3	SOP14,.25	-	DIP14,.3
Peak Reflow Temperature (Celsius)	260	260	260	260	NOT APPLICABLE	NOT APPLICABLE	260	-	-
power supply	5/15 V	-	-	5/15 V	-	5/15 V	5/15 V	-	5/15 V
Prop。Delay @ Nom-Sup	130 ns	-	-	130 ns	-	130 ns	130 ns	-	130 ns
Schmitt trigger	NO	-	-	NO	-	NO	NO	-	NO
Maximum supply voltage (Vsup)	15 V	-	-	15 V	-	15 V	15 V	15 V	15 V
Minimum supply voltage (Vsup)	3 V	-	-	3 V	-	3 V	3 V	3 V	3 V
Temperature level	INDUSTRIAL	-	-	INDUSTRIAL	-	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	Nickel/Palladium/Gold (Ni/Pd/Au)	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	-
Maximum time at peak reflow temperature	30	30	30	30	NOT APPLICABLE	NOT APPLICABLE	30	-	-
Is it lead-free?	-	Lead free	Lead free	-	Lead free	Lead free	Lead free	-	-

Recommended Resources

Internal circuit structure diagram of LM3914

The working principle of common emitter amplifier circuitd

Transistor type water level automatic control circuit 3 (fill-in type) a

DC-DC conversion power supply circuit

Rolling code coding radio transmitter circuit (HSC360/TDA5100)

820e computer motherboard circuit diagram_14

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components