74AC240, 74ACT240 Octal Buffer/Line Driver with 3-STATE Outputs
April 2006
74AC240, 74ACT240
Octal Buffer/Line Driver with 3-STATE Outputs
General Description
The AC/ACT240 is an octal buffer and line driver
designed to be employed as a memory address driver,
clock driver and bus oriented transmitter or receiver
which provides improved PC board density.
Features
■
I
CC
and I
OZ
reduced by 50%
■
Inverting 3-STATE outputs drive bus lines or buffer
memory address registers
■
Outputs source/sink 24mA
■
ACT240 has TTL-compatible inputs
Ordering Information
Order Number
74AC240SC
74AC240SJ
74AC240MTC
74AC240PC
74ACT240SC
74ACT240SC_NL
(1)
74ACT240SJ
74ACT240MTC
74ACT240PC
74ACT240PC_NL
(1)
Package
Number
M20B
M20D
MTC20
N20A
M20B
M20B
M20D
MTC20
N20A
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Pb-Free 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013,
0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Pb-Free 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300"
Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Note:
1. “_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Please use order number as indicated.
FACT
is a trademark of Fairchild Semiconductor Corporation.
©2006 Fairchild Semiconductor Corporation
1
www.fairchildsemi.com
74AC240, 74ACT240 Rev. 1.0.0
74AC240, 74ACT240 Octal Buffer/Line Driver with 3-STATE Outputs
Absolute Maximum Ratings
The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed.
The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables
are not guaranteed at the absolute maximum ratings. The “Recommended Operating Conditions” table will define the
conditions for actual device operation.
Symbol
V
CC
I
IK
Supply Voltage
DC Input Diode Current
V
I
= −
0.5V
V
I
=
V
CC
+
0.5V
DC Input Voltage
Parameter
Value
−
0.5 to
+
7.0
−
20
+
20
−
0.5 to V
CC
+
0.5
−
20
+
20
−
0.5 to V
CC
+
0.5
±
50
±
50
−
65
°
C to
+
150
°
C
140
°
Units
V
mA
V
mA
V
mA
mA
°C
°C
V
I
I
OK
DC Output Diode Current
V
O
= −
0.5V
V
O
=
V
CC
+
0.5V
DC Output Voltage
DC Output Source or Sink Current
DC V
CC
or Ground Current per Output Pin
Storage Temperature
Junction Temperature, PDIP
V
O
I
O
I
CC
or I
GND
T
STG
T
J
Recommended Operating Conditions
Symbol
V
CC
Supply Voltage
AC
ACT
Input Voltage
Output Voltage
Operating Temperature
Minimum Input Edge Rate
AC Devices, V
IN
from 30% to 70% of V
CC
V
CC
@ 3.3V, 4.5V, 5.5V
Minimum Input Edge Rate
ACT Devices, V
IN
from 0.8V to 2.0V
V
CC
@ 4.5V, 5.5V
Parameter
Value
2.0 to 6.0
4.5 to 5.5
0 to V
CC
0 to V
CC
−
40 to
+
85
°
125
Units
V
V
V
°
C
mV/ns
V
I
V
O
T
A
∆
V/
∆
t
∆
V/
∆
t
125
mV/ns
3
74AC240, 74ACT240 Rev. 1.0.0
www.fairchildsemi.com
74AC240, 74ACT240 Octal Buffer/Line Driver with 3-STATE Outputs
DC Electrical Characteristics for AC
Symbol
V
IH
Parameter
Conditions
V
CC
(V)
3.0
4.5
5.5
3.0
4.5
5.5
3.0
4.5
5.5
T
A
= +
25
°
C
Typ.
1.5
2.25
2.75
1.5
2.25
2.75
2.99
4.49
5.49
2.1
3.15
3.85
0.9
1.35
1.65
2.9
4.4
5.4
2.56
3.86
4.86
0.002
0.001
0.001
0.1
0.1
0.1
0.36
0.36
0.36
±
0.1
±0.25
T
A
= −
40
°
C to
+
85
°
C
Guaranteed Limits
2.1
3.15
3.85
0.9
1.35
1.65
2.9
4.4
5.4
2.46
3.76
4.76
0.1
0.1
0.1
0.44
0.44
0.44
±1.0
±2.5
Units
V
Minimum HIGH Level V
OUT
=
0.1V or V
CC
−
0.1V
Input Voltage
V
IL
Maximum LOW Level V
OUT
=
0.1V or V
CC
−
0.1V
Input Voltage
V
V
OH
Minimum HIGH Level I
OUT
= −50µA
Output Voltage
V
V
IN
=
V
IL
or V
IH
I
OH
= −12mA
I
OH
= −24mA
I
OH
= −24mA
V
OL
Maximum LOW Level I
OUT
=
50µA
Output Voltage
(2)
3.0
4.5
5.5
3.0
4.5
5.5
V
V
IN
=
V
IL
or V
IH
I
OL
=
12mA
I
OL
=
24mA
I
OL
=
24mA
(2)
I
IN(4)
I
OZ
Maximum Input
Leakage Current
Maximum 3-STATE
Leakage Current
Minimum Dynamic
Output Current
(3)
Maximum Quiescent
Supply Current
V
I
=
V
CC
, GND
V
I
(OE)
=
V
IL
, V
IH
V
I
=
V
CC
, GND
V
O
=
V
CC
, GND
V
OLD
=
1.65V Max
V
OHD
=
3.85V Min
V
IN
=
V
CC
or GND
3.0
4.5
5.5
5.5
5.5
µA
µA
I
OLD
I
OHD
I
CC(4)
5.5
5.5
5.5
4.0
75
−75
40.0
mA
mA
µA
Notes:
2. All outputs loaded; thresholds on input associated with output under test.
3. Maximum test duration 2.0ms, one output loaded at a time.
4. I
IN
and I
CC
@ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V
CC
.
4
74AC240, 74ACT240 Rev. 1.0.0
www.fairchildsemi.com
74AC240, 74ACT240 Octal Buffer/Line Driver with 3-STATE Outputs
DC Electrical Characteristics for ACT
Symbol
V
IH
V
IL
V
OH
Parameter
Conditions
V
CC
(V)
4.5
5.5
4.5
5.5
4.5
5.5
4.5
T
A
= +25°C
Typ
1.5
1.5
1.5
1.5
4.49
5.49
2.0
2.0
0.8
0.8
4.4
5.4
3.86
4.86
0.001
0.001
0.1
0.1
0.36
0.36
±0.1
±0.25
0.6
T
A
= −40°C
to
+85°C
Guaranteed Limits
2.0
2.0
0.8
0.8
4.4
5.4
3.76
4.76
0.1
0.1
0.44
0.44
±1.0
±2.5
1.5
75
−75
Units
V
V
V
Minimum HIGH Level V
OUT
=
0.1V or V
CC
−
0.1V
Input Voltage
Maximum LOW Level V
OUT
=
0.1V or V
CC
−
0.1V
Input Voltage
Minimum HIGH Level I
OUT
= −50µA
Output Voltage
V
IN
=
V
IL
or V
IH
I
OH
= −24mA
I
OH
= −24mA
(5)
5.5
4.5
5.5
4.5
5.5
5.5
5.5
5.5
5.5
5.5
5.5
V
OL
Maximum LOW Level I
OUT
=
50µA
Output Voltage
V
IN
=
V
IL
or V
IH
I
OL
=
24mA
I
OL
=
24mA
(5)
V
I
IN
I
OZ
I
CCT
I
OLD
I
OHD
I
CC
Maximum Input
Leakage Current
Maximum 3-STATE
Leakage Current
Maximum I
CC
/Input
Minimum Dynamic
Output Current
(6)
Maximum Quiescent
Supply Current
V
I
=
V
CC
, GND
V
I
=
V
IL
, V
IH,
V
O
=
V
CC
, GND
V
I
=
V
CC
−
2.1V
V
OLD
=
1.65V Max
V
OHD
=
3.85V Min
V
IN
=
V
CC
or GND
µA
µA
mA
mA
mA
µA
4.0
40.0
Notes:
5. All outputs loaded; thresholds on input associated with output under test.
6. Maximum test duration 2.0 ms, one output loaded at a time.
5
74AC240, 74ACT240 Rev. 1.0.0
www.fairchildsemi.com
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
