EEWORLDEEWORLDEEWORLD

Part Number

Search

570NBA001485DGR

Description
ANY, I2C PROGRAMMABLE XO
CategoryPassive components   
File Size562KB,36 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

570NBA001485DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
570NBA001485DGR - - View Buy Now

570NBA001485DGR Overview

ANY, I2C PROGRAMMABLE XO

570NBA001485DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
FunctionEnable/Disable (Reprogrammable)
outputLVDS
Voltage - Power2.97 V ~ 3.63 V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)108mA
grade-
Installation typesurface mount
Package/casing8-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 31.
Pin Assignments:
See page 30.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.6 6/18
Copyright © 2018 by Silicon Laboratories
Help, the USB download method of CH554T is always not recognized
I bought a few CH554T chips for testing, and soldered the chips according to the following circuit diagram (modified from the CH554T evaluation board)But after plugging it into the computer with a USB...
qhuaz 51mcu
About S3C6410 "boot settings" and "operation" from SD
Regarding the "boot settings" and "operations" of S3C6410 from SD, it seems that Samsung has not said that NOR FLASH and NAND FLASH can be omitted when booting from SD card, nor has it mentioned how t...
dianjixue Embedded System
[TI's first low power design competition] + Timer TIMERA
[i=s]This post was last edited by billjing on 2014-11-20 22:46[/i] When programming based on the MSP430 library, I feel a little awkward and not flexible enough, and there are many library files, whic...
billjing Microcontroller MCU
Is there any problem with the following interpretation method?
[table=98%] [tr][td]temp6=(int)(Rain*10);if(temp6==0){//Delay_Ms(1000);USART_Level(send_Level0);}if(0 [i=s] This post was last edited by sint27 on 2015-7-3 13:45[/i] 500=temp61000? ? Is there such a w...
小子不乖1229 Embedded System
2009 Electric Race Design Report Template
[i=s]This post was last edited by paulhyde on 2014-9-15 03:36[/i] It may be useful....
koolah Electronics Design Contest
I2C Basic Questions
I have a question about I2C: When calculating the transfer rate: I2SCLH = (Fpclk/fi2c+1)/2; I2SCLL = (Fpclk/fi2c)/2; When the duty cycle is 0.5, why is it calculated like this? Why is there a 1 in the...
haohaohao123456 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 502  304  2704  1324  248  11  7  55  27  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号