EEWORLDEEWORLDEEWORLD

Part Number

Search

B32621A6153J189

Description
CAP FILM 0.015UF 5% 630VDC RAD
CategoryPassive components    capacitor   
File Size739KB,30 Pages
ManufacturerEPCOS (TDK)
Environmental Compliance
Download Datasheet Parametric View All

B32621A6153J189 Online Shopping

Suppliers Part Number Price MOQ In stock  
B32621A6153J189 - - View Buy Now

B32621A6153J189 Overview

CAP FILM 0.015UF 5% 630VDC RAD

B32621A6153J189 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerEPCOS (TDK)
package instruction, 5120
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresRATED AC VOLTAGE (V): 400
capacitance0.015 µF
Capacitor typeFILM CAPACITOR
dielectric materialsPOLYPROPYLENE
high11 mm
JESD-609 codee3
length13 mm
Installation featuresTHROUGH HOLE MOUNT
negative tolerance5%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formRadial
method of packingTR
positive tolerance5%
Rated (AC) voltage (URac)400 V
Rated (DC) voltage (URdc)630 V
size code5120
surface mountNO
Terminal surfaceMatte Tin (Sn)
Terminal pitch10 mm
Terminal shapeWIRE
width5 mm
Film Capacitors
Metallized Polypropylene Film Capacitors (MKP)
Series/Type:
Date:
B32620, B32621
June 2018
© EPCOS AG 2018. Reproduction, publication and dissemination of this publication, enclosures hereto and the
information contained therein without EPCOS' prior express consent is prohibited.
EPCOS AG is a TDK Group Company.
Kind people please take a look...
I would like to ask which power chips are based on time division multipliers and which are commonly used. Is SA2005F based on time division technology?...
tc72500 Analog electronics
There is an error in the FPGA soft IP design. . . Please help me. . . .
When I was designing an FPGA soft IP core, I set 4 button PIOs when adding PIO ports. They can only input and have rising edge interrupt triggers. But the following error message appears... It stops h...
shilaike FPGA/CPLD
IP Core Deliverables
IP Core DeliverablesWhen a company buys a license for an IP core, it typically receives everything it needs to design, test, and use the core in its own products. IP core designs are usually provided ...
modemdesign Integrated technical exchanges
Please help me with the problem that WinCE cannot start
I bought the S3C2440 core board online and made two baseboards myself. The core board worked with the first baseboard, and WinCE started fine. But the second baseboard could not start at all. The boot...
longdandan Embedded System
Problems with TCP connection during gprs debugging
04 02 00 BE 53 00 00 02 04 05 B4 01 01 04 02 A2 5D 7E FF 03 00 21 45 00 00 30 01 D4 40 00 80 06 6E 7C 0A 1D D4 AA 3B 24 62 9A 07 83 00 50 00 00 00 73 00 00 00 00 70 02 40 00 BE 53 00 00 02 04 05 B4 01...
147802802 Embedded System
Genuine DS-5 reports an error when connected to SOCFPGA!!!
A few days ago, I wanted to use DS-5 to debug the SPL (Preloader) program of Altera socFPGA online, but my genuine DS-5 could not connect to my socFPGA. It said that there was a problem with my DS-5 l...
yupc123 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 745  814  552  653  1208  15  17  12  14  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号