EEWORLDEEWORLDEEWORLD

Part Number

Search

590BA312M500DG

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size416KB,16 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

590BA312M500DG Online Shopping

Suppliers Part Number Price MOQ In stock  
590BA312M500DG - - View Buy Now

590BA312M500DG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

590BA312M500DG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency312.5MHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±50ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)100mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 8.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 7.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si590/591
evc 4.0 Chinese simulator
The evc 4.0 simulator is in English and does not support Chinese. How can I make it support Chinese?...
liurong82 Embedded System
Rotary encoder usage problems
Please tell me how to use the rotary encoder? Thank you...
影子 Test/Measurement
Partial Discharge in Switching Power Supplies
1. Partial discharge phenomenon The partial discharge (PD) phenomenon usually refers to the discharge that occurs locally in the insulation layer of high-voltage electrical equipment under the action ...
buildele Power technology
Wi-Fi 6, GaN, 5G... A selection of the hottest RF hotspot blogs, now available for free reading!
Here are some questions to test you:How to maximize the potential of the new Wi-Fi 6 standard and meet certification requirements? How to determine the reliability of GaN? Why is antenna tuning needed...
eric_wang RF/Wirelessly
Recycling of Waste Electronic Energy-Saving Lamps
1. Introduction The widespread use of electronic energy-saving lamps has brought a profound green revolution to the previous high-energy-consuming lighting. With the continuous expansion of the scope ...
半导体狂人 Power technology
DDR2 series resistor problem
The signal line and address line of DDR2 need to be connected in series with resistors. I have two questions: 1. What is the function of the series resistor? 2. How to match the transmission line impe...
nesta FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2184  2057  1295  1402  2189  44  42  27  29  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号