EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT9005AIA2G-XXNO

Description
OSC MEMS
CategoryPassive components   
File Size333KB,9 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT9005AIA2G-XXNO Overview

OSC MEMS

SIT9005AIA2G-XXNO Parametric

Parameter NameAttribute value
typeSSXO MEMS
Programmable typeProgrammed by Digi-Key (please enter your desired frequency on the website order form)
Available frequency range1MHz ~ 141MHz
Function-
outputLVCMOS
Voltage - Power2.5 V ~ 3.3 V
frequency stability±20ppm,±25ppm,±50ppm
Frequency stability (overall)-
Operating temperature-40°C ~ 85°C
spread spectrum bandwidth-4.01%, Down Spread
Current - Power (maximum)6.5mA
grade-
Installation typesurface mount
Package/casing4-SMD, no leads
size/dimensions0.126" long x 0.098" wide (3.20mm x 2.50mm)
high0.030"(0.76mm)
SiT9005
1 to 141 MHz EMI Reduction Oscillator
Features
Applications
Spread spectrum for EMI reduction
Wide spread % option
Center spread: from ±0.125% to ±2%, ±0.125% step size
Down spread: -0.25% to -4% with -0.25% step size
Spread profile option: Triangular, Hershey-kiss
Programmable rise/fall time for EMI reduction: 8 options,
0.25 to 40 ns
Any frequency between 1 MHz and 141 MHz accurate to
6 decimal places
100% pin-to-pin drop-in replacement to quartz-based XO’s
Excellent total frequency stability as low as ±20 ppm
Operating temperature from -40°C to 85°C.
Low power consumption of 4.0 mA typical at 1.8V
Pin1 modes: Standby, output enable, or spread disable
Fast startup time of 5 ms
LVCMOS output
Industry-standard packages
QFN: 2.0 x 1.6, 2.5 x 2.0, 3.2 x 2.5 mm
2
Contact
SiTime
for SOT23-5 (2.9 x 2.8 mm
2
)
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
Surveillance camera
IP camera
Industrial motors
Flat panels
Multi function printers
PCI express
Electrical Specifications
Table 1. Electrical Characteristics
All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise stated.
Typical values are at 25°C and 3.3V supply voltage.
Parameters
Output Frequency Range
Symbol
Min.
Typ.
Max.
Unit
Condition
Frequency Range
f
1
141
MHz
Frequency Stability and Aging
Frequency Stability
F_stab
-20
-25
-50
Operating Temperature Range
T_use
-20
-40
Supply Voltage
Vdd
1.62
2.25
2.52
2.7
2.97
2.25
Current Consumption
OE Disable Current
Idd
I_OD
Standby Current
I_std
1.8
2.5
2.8
3.0
3.3
5.6
5.0
5.0
4.6
2.1
0.4
+20
+25
+50
+70
+85
1.98
2.75
3.08
3.3
3.63
3.63
6.5
5.5
6.5
5.2
4.3
1.5
ppm
ppm
ppm
°C
°C
V
V
V
V
V
V
mA
mA
mA
mA
µA
µA
No load condition, f = 40 MHz, Vdd = 2.5V to 3.3V
No load condition, f = 40 MHz, Vdd = 1.8V
f = 40 MHz, Vdd = 2.5V to 3.3V, OE = GND, Output in high-Z
state
f = 40 MHz, Vdd = 1.8V, OE = GND, Output in high-Z state
ST
= GND, Vdd = 2.5V to 3.3V, Output is weakly pulled down
ST
= GND, Vdd = 1.8V, Output is weakly pulled down
Inclusive of initial tolerance at 25°C, 1st year aging at 25°C, and
variations over operating temperature, rated power supply
voltage. Spread = Off.
Operating Temperature Range
Extended Commercial
Industrial
Supply Voltage and Current Consumption
Rev 1.0
September 25, 2017
www.sitime.com
LabView Notes 3: Three methods to implement dice games based on LabView
[i=s]This post was last edited by Mr_Dai on 2018-11-9 16:05[/i] [b][size=5]LabView Notes 3[/size][/b][size=4]: Three methods based on LabView to implement dice games[/size] [b][size=3]Method 1[/size][...
Mr_Dai Creative Market
EEWORLD Chip Coin Bidding Activity——Feiling Embedded Industrial-Grade Cortex-A8 Development Board OK335xS-Ⅱ (Prize Already Issued)
[font=微软雅黑] The EEWORLD chip coin bidding event has begun. Are you ready for the chip coins? This time it's a heavyweight product - 3 pieces of Feiling embedded industrial-grade Cortex-A8 development ...
eric_wang Embedded System
Weekly highlights: 2018.6.25-7.1
[size=4]Hello everyone~ Another week has passed~ I took Yueyue to the beach to play on the weekend. The little guy was very excited to see the sea for the first time. He said goodbye to the sea when h...
okhxyyo Talking
【Altera soc experience tour】+ Implementation of wireless routing design based on ad hoc network on FPGA-SOC
[align=left][font=宋体] Implementation of wireless routing design based on ad hoc network on FPGA-SOC[font=宋体] [align=left][font=宋体] First of all, I apologize to everyone. Due to my busy work, I have no...
muhan9 FPGA/CPLD
The story of the dual_bank and single_bank upgrade of nrf51822 - on how little tacit understanding there is between engineers......
I'm really sleepy at the moment. After all, it's already 4:30 in the morning. But I really feel like I can't help feeling the indignation in my heart. So I decided to only post the conclusion first, a...
辛昕 MCU
"Passing by, don't miss it" Timer interrupts dynamic scanning. Single step is fine. There will be problems as soon as it is implemented. .
ORG 0000H LJMP MAIN ORG 000BH LJMP TIMER0 ORG 0030H MAIN: MOV 31H,#0 MOV 32H,#0 MOV 33H,#10 MOV 34H,#0 MOV 35H,#0 MOV 36H,#10 MOV 37H,#0 MOV 38H, #0 SETB EA SETB IT0 SETB IT1 SETB EX0 SETB EX1 SETB ET...
wanglq2005 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 291  895  2305  62  938  6  19  47  2  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号