EEWORLDEEWORLDEEWORLD

Part Number

Search

510ACB80M0000BAG

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

510ACB80M0000BAG Online Shopping

Suppliers Part Number Price MOQ In stock  
510ACB80M0000BAG - - View Buy Now

510ACB80M0000BAG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

510ACB80M0000BAG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency80MHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)43mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Height - Installation (maximum)0.050"(1.28mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
Program debugging of cc1101 and MSP430G2553
extern void Init_CC1101(void); extern void halRfSendPacket(INT8U *txBuffer, INT8U size); extern void POWER_UP_RESET_CC1100(void); extern void halRfWriteRfSettings(void); extern INT8U halRfReceivePacke...
易爆炸弹 RF/Wirelessly
Selflessly dedicating various circuit diagrams
[b]Electric bicycle speed control circuit[/b] A simple and practical electric bicycle speed control circuit is recommended. The circuit is shown in the figure below. The circuit uses the operational a...
fish001 Analog electronics
SVPWM Programming Based on DSC's 56F8257 Chip
In the theoretical derivation, the on-time of SVPWM tube is X=sqrt(3)Ubeta*TS/Ud; Y=(sqrt(3)Ubeta*TS/Ud+3Ualpha*Ts/Ud)/2; Z=(sqrt(3)Ubeta*TS/Ud-+3Ualpha*Ts/Ud)/2; -------------------------------------...
hc12345 DSP and ARM Processors
Cadence Layout Design
User manual for cadence layout design...
YYF2008 PCB Design
F-ES500 Embedded Switch Module
F-ES500 embedded switch module introduction: F-ES500 Ethernet switch provides 5 10/100Mbps adaptive ports, highly integrated modular design, suitable for furniture wiring and home intelligence. Adopts...
cclgyzx Embedded System
SOPC Builder fails to generate the system, possibly due to a problem with the Global User Libraries.
I would like to ask all the experts and colleagues: When producing the system in SOPC Builder, it shows as a failure, and the result shows: "One or more components could not be located (altera nios2),...
michaelcheng Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1205  1714  922  2074  412  25  35  19  42  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号