IRL3715STRL datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Discrete semiconductor> IRL3715STRL

IRL3715STRL: DescriptionMOSFET N-CH 20V 54A D2PAK; Categorysemiconductor Discrete semiconductor; File Size312KB，12 Pages; ManufacturerInfineon; Websitehttp://www.infineon.com/

Download Datasheet Parametric Compare View All

IRL3715STRL Overview

MOSFET N-CH 20V 54A D2PAK

IRL3715STRL Parametric

Parameter Name	Attribute value
FET type	N channel
technology	MOSFET (metal oxide)
Drain-source voltage (Vdss)	20V
Current - Continuous Drain (Id) at 25°C	54A（Tc）
Drive voltage (maximum Rds On, minimum Rds On)	4.5V，10V
Rds On (maximum value) when different Id, Vgs	14 milliohms @ 26A, 10V
Vgs (th) (maximum value) when different Id	3V @ 250µA
Gate charge (Qg) at different Vgs (maximum value)	17nC @ 4.5V
Vgs (maximum value)	±20V
Input capacitance (Ciss) at different Vds (maximum value)	1060pF @ 10V
FET function	-
Power dissipation (maximum)	3.8W（Ta），71W（Tc）
Operating temperature	-55°C ~ 175°C（TJ）
Installation type	surface mount
Supplier device packaging	D2PAK
Package/casing	TO-263-3, D²Pak (2-lead + tab), TO-263AB

Preview

Download Datasheet

View All

PD - 94194A

SMPS MOSFET

IRL3715

IRL3715S

IRL3715L

HEXFET

Power MOSFET

Applications

High Frequency Isolated DC-DC

Converters with Synchronous Rectification

for Telecom and Industrial Use

High Frequency Buck Converters for

Computer Processor Power

Benefits

DSS

20V

DS(on)

max

14mΩ

54A

Ultra-Low Gate Impedance

Very Low R

DS(on)

at 4.5V V

Fully Characterized Avalanche Voltage

and Current

TO-220AB

IRL3715

Pak

IRL3715S

TO-262

IRL3715L

Absolute Maximum Ratings

Symbol

@ T

= 25°C

@ T

= 100°C

= 25°C

, T

STG

Parameter

Drain-Source Voltage

Gate-to-Source Voltage

Continuous Drain Current, V

@ 10V

Continuous Drain Current, V

@ 10V

Pulsed Drain Current

Maximum Power Dissipation

Linear Derating Factor

Junction and Storage Temperature Range

Max.

± 20

210

3.8

0.48

-55 to + 175

Units

W/°C

°C

Thermal Resistance

Parameter

θJC

θCS

θJA

Junction-to-Case

Case-to-Sink, Flat, Greased Surface

Junction-to-Ambient

Junction-to-Ambient (PCB mount)

Typ.

–––

0.50

–––

Max.

2.1

–––

Units

°C/W

Notes

through

are on page 11

www.irf.com

6/5/01

IRL3715STRL Related Products

	IRL3715STRL	IRL3715	IRL3715L	IRL3715S	IRL3715STRR	IRL3715TR	IRL3715TRL	IRL3715TRR
Description	MOSFET N-CH 20V 54A D2PAK	MOSFET N-CH 20V 54A TO-220AB	MOSFET N-CH 20V 54A TO-262	MOSFET N-CH 20V 54A D2PAK	MOSFET N-CH 20V 54A D2PAK	MOSFET N-CH 20V 54A TO-220AB	MOSFET N-CH 20V 54A TO-220AB	MOSFET N-CH 20V 54A TO-220AB
FET type	N channel	N channel	N channel	N channel	N channel	N channel	N channel	N channel
technology	MOSFET (metal oxide)	MOSFET (metal oxide)	MOSFET (metal oxide)	MOSFET (metal oxide)	MOSFET (metal oxide)	MOSFET (metal oxide)	MOSFET (metal oxide)	MOSFET (metal oxide)
Drain-source voltage (Vdss)	20V	20V	20V	20V	20V	20V	20V	20V
Current - Continuous Drain (Id) at 25°C	54A（Tc）	54A（Tc）	54A（Tc）	54A（Tc）	54A（Tc）	54A（Tc）	54A（Tc）	54A（Tc）
Drive voltage (maximum Rds On, minimum Rds On)	4.5V，10V	4.5V，10V	4.5V，10V	4.5V，10V	4.5V，10V	4.5V，10V	4.5V，10V	4.5V，10V
Rds On (maximum value) when different Id, Vgs	14 milliohms @ 26A, 10V	14 milliohms @ 26A, 10V	14 milliohms @ 26A, 10V	14 milliohms @ 26A, 10V	14 milliohms @ 26A, 10V	14 milliohms @ 26A, 10V	14 milliohms @ 26A, 10V	14 milliohms @ 26A, 10V
Vgs (th) (maximum value) when different Id	3V @ 250µA	3V @ 250µA	3V @ 250µA	3V @ 250µA	3V @ 250µA	3V @ 250µA	3V @ 250µA	3V @ 250µA
Gate charge (Qg) at different Vgs (maximum value)	17nC @ 4.5V	17nC @ 4.5V	17nC @ 4.5V	17nC @ 4.5V	17nC @ 4.5V	17nC @ 4.5V	17nC @ 4.5V	17nC @ 4.5V
Vgs (maximum value)	±20V	±20V	±20V	±20V	±20V	±20V	±20V	±20V
Input capacitance (Ciss) at different Vds (maximum value)	1060pF @ 10V	1060pF @ 10V	1060pF @ 10V	1060pF @ 10V	1060pF @ 10V	1060pF @ 10V	1060pF @ 10V	1060pF @ 10V
Power dissipation (maximum)	3.8W（Ta），71W（Tc）	3.8W（Ta），71W（Tc）	3.8W（Ta），71W（Tc）	3.8W（Ta），71W（Tc）	3.8W（Ta），71W（Tc）	3.8W（Ta），71W（Tc）	3.8W（Ta），71W（Tc）	3.8W（Ta），71W（Tc）
Installation type	surface mount	Through hole	Through hole	surface mount	surface mount	Through hole	Through hole	Through hole
Supplier device packaging	D2PAK	TO-220AB	TO-262	D2PAK	D2PAK	TO-220AB	TO-220AB	TO-220AB
Package/casing	TO-263-3, D²Pak (2-lead + tab), TO-263AB	TO-220-3	TO-262-3, long lead, I²Pak, TO-262AA	TO-263-3, D²Pak (2-lead + tab), TO-263AB	TO-263-3, D²Pak (2-lead + tab), TO-263AB	TO-220-3	TO-220-3	TO-220-3
Operating temperature	-55°C ~ 175°C（TJ）	-55°C ~ 175°C（TJ）	-55°C ~ 175°C（TJ）	-55°C ~ 175°C（TJ）	-55°C ~ 175°C（TJ）	-	-	-

Recommended Resources

MB3722 power amplifier circuit diagram

High current DC voltage regulator circuit diagram

Protecting the control circuit of small asynchronous motors with sensitive relays

Precision power supply current readout circuit

Short circuit protection function test method 2 of IGBT drive circuit

Computer motherboard circuit diagram 820 1_51

【Design Tools】Blocking and non-blocking assignments in Verilog: ...; 8fu8 FPGA/CPLD

USB HOST does not load the file system?: I'll post another thread to make sure I understand this problem. To summarize the problem: I use the OTG driver, and now I directly connect the ID pin of the otg interface to the ground, and make corr...; exact0755 Embedded System

2440 development board + 7-inch LCD, the touch screen cannot be calibrated.: I just searched online and found that many netizens have encountered the same problem, which is mainly manifested as "when the touch screen is pressed and held, the area under the pen has a box that k...; hxje_12 Embedded System

How to achieve signal delay (rising edge is synchronous, but falling edge is delayed by several clocks)?: 解决方法：PROC_ADJ_VSYNCS: process (CLK_IN,CLK)--可实现信号线延时variable VAR_VSYNC_CNT: std_logic_vector(3 downto 0):= "0000";constant CONST_VSYNC_CNT_MAX: std_logic_vector(3 downto 0):= "1100";beginif CLK_IN='1'...; eeleader FPGA/CPLD

A temperature tester based on FM20L08: [b]1 Introduction[/b] High temperature tester is mainly used for temperature tracking measurement and data acquisition during heating process. Through systematic analysis of test data, the temperature...; Test/Measurement

Extensive use of logic results in inability to communicate at high speed: Please ask the experts:The EP3C55 I use uses TTL to LVDS for external interface and TTL for internal output The external clock rate is 160M. I originally had several FPGA programs in different modes, ...; chenbinwy FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components