TYPE
CITATION
SUBJECT
錯誤! 連結無效。
錯誤 連結無效。
MODEL
錯誤!
錯誤 連
結無效。
結無效。
PAGE
2/5
錯誤! 連結無效。
錯誤 連結無效。
DATE
REV.
錯誤! 連結無效。
錯誤 連結無效。
錯誤! 連結無效。
錯誤 連結無效。
QUALITY APPROVAL and STRUCTURE
1. QUALITY SYSTEM APPROVAL
ISO9001 Certificate of approval No.97-HOU-AQ-1382
2. STRUCTURE
NO.
2.1
2.2
2.3
2.4
ITEM
Main Material
Marking
Appearance
Zinc Oxide
GNR, Part number
Without dirt and crack, marking should be clear
D(max.)
H(max.)
T(max.)
F
T
48.0
60.2
DESCRIPTION
Coating Material Epoxy Resin
＊
(1)
25.4± 0.5
0.5± 0.1
16.5
3.18
7.0
2.5
Dimensions
L(min.)
C(max.)
W1(max.)
Unit: mm
＊
(1) See Page 3, Dimensions Table
TYPE
CITATION
錯誤! 連結無效。
錯誤 連結無效。
MODEL
錯誤!
錯誤 連
結無效。
結無效。
PAGE
4/5
錯誤! 連結無效。
錯誤 連結無效。
DATE
錯誤! 連結無效。
錯誤 連結無效。
SUBJECT
ELECTRICAL CHARACTERISTICS
REV.
錯誤! 連結無效。
錯誤 連結無效。
3. ELECTRICAL CHARACTERISTICS
N0.
ITEM
PERFORMANCE
TEST METHODS
Unless otherwise specified, all tests are made
under environmental conditions as given below:
Temperature:
5〜35℃
Relative humidity:
45〜85 % RH
Maximum continuous sine wave(RMS) or DC
voltage which may be applied.
Voltage across the varistor measured at C
mA
DC.
V
CmA
at 85℃
－
V
CmA
at 25℃
V
CmA
at 25℃
×
1
60
×
100
3.0
Standard Conditions
3.1
3.2
3.3
3.4
Maximum Allowable
Voltage
Varistor Voltage
Varistor Voltage
Temperature
Coefficient
Max. Clamping
Voltage
AC :
＊
(2)
Vrms
DC :
＊
(2)
V
V
1mA
:
＊
(2)
V
0
〜
−
0.05 %/℃
＊
(2)
V at
＊
(2)
A
3.5
Withstanding Surge
Current
＊
(2)
A
3.6
Energy
＊
(2)
Joule
3.7
Surge Life
＊
(2)
A
Peak voltage across the varistor with a specified
peak impulse current of 8× 20μs waveform.
The max. current within the varistor voltage
change of less than
±
10% when one impulse
current (8× 20μs) applied.
The max. current with a varistor voltage change
of less than
±
10% when two times impulse
current (8× 20μs) are applied at intervals of 5
minutes.
The max. energy absorbed with a varistor voltage
change of less than
±
10% when one impulse(10
×
1000μs) is applied.
The max. current with a varistor voltage change
of less than
±
10% when 10,000 times impulse
current (8× 20μs) are applied at intervals of 20
seconds at room temperature.
＊
(2) See Page 5
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
