EEWORLDEEWORLDEEWORLD

Part Number

Search

3D7215M-10

Description
MONOLITHIC 5-TAP FIXED DELAY LINE (SERIES 3D7215 - LOW NOISE)
Categorylogic    logic   
File Size126KB,4 Pages
ManufacturerData Delay Devices
Download Datasheet Parametric View All

3D7215M-10 Overview

MONOLITHIC 5-TAP FIXED DELAY LINE (SERIES 3D7215 - LOW NOISE)

3D7215M-10 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerData Delay Devices
Parts packaging codeDIP
package instructionDIP,
Contacts8
Reach Compliance Codecompliant
Input frequency maximum value (fmax)6.67 MHz
JESD-30 codeR-PDIP-T8
length9.65 mm
Logic integrated circuit typeSILICON DELAY LINE
Number of functions1
Number of taps/steps5
Number of terminals8
Maximum operating temperature70 °C
Minimum operating temperature
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
programmable delay lineNO
Certification statusNot Qualified
Maximum seat height4.58 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Total delay nominal (td)50 ns
width7.62 mm
Base Number Matches1
3D7215
MONOLITHIC 5-TAP
FIXED DELAY LINE
(SERIES 3D7215 – LOW NOISE)
FEATURES
All-silicon, low-power 5V CMOS technology
Vapor phase, IR and wave solderable
Auto-insertable (DIP pkg.)
Low ground bounce noise
Leading- and trailing-edge accuracy
Delay range:
1ns through 250ns
Delay tolerance:
2% or 1ns
Temperature stability:
±1%
typical (0C-70C)
Vdd stability:
±0.5%
typical (3.0V-3.6V)
Static Idd:
1.5ma typical
Minimum input pulse width:
20% of total delay
IN
O2
O4
GND
1
2
3
4
8
7
6
5
PACKAGES
VDD
O1
O3
O5
IN
O2
O4
GND
1
2
3
4
8
7
6
5
VDD
O1
O3
O5
3D7215Z-xx
SOIC
(150 Mil)
3D7215M-xx DIP (300 Mil)
For mechanical dimensions, click
here
.
For package marking details, click
here
.
FUNCTIONAL DESCRIPTION
The 3D7215 5-Tap Delay Line product family consists of fixed-delay 5V
CMOS integrated circuits. Each package contains a single delay line,
tapped and buffered at 5 points spaced uniformly in time. Tap-to-tap
(incremental) delay values can range from 1ns through 50ns. The input
is reproduced at the outputs without inversion, shifted in time as per the
user-specified dash number. The 3D7215 is 5V CMOS-compatible and
features both rising- and falling-edge accuracy.
PIN DESCRIPTIONS
IN
O1
O2
O3
O4
O5
VDD
GND
N/C
Delay Line Input
Tap 1 Output (20%)
Tap 2 Output (40%)
Tap 3 Output (60%)
Tap 4 Output (80%)
Tap 5 Output (100%)
+5 Volts
Ground
No Connection
The all-CMOS 3D7215 integrated circuit has been designed as a
reliable, economic alternative to hybrid fixed delay lines. It is offered in
a standard 8-pin auto-insertable DIP and a space saving surface mount 8-pin SOIC.
TABLE 1: PART NUMBER SPECIFICATIONS
DASH #
3D7215Z-xx
3D7215M-xx
-1
-1.5
-2
-2.5
-3
-4
-5
-6
-8
-10
-12
-15
-20
-25
-30
-40
-50
DELAY SPECIFICATIONS
TOTAL
TAP-TAP
DELAY (ns)
DELAY (ns)
4.0
±
1.0*
1.0
±
0.5
6.0
±
1.0*
1.5
±
0.7
8.0
±
1.0*
2.0
±
0.8
10.0
±
1.0*
2.5
±
1.0
12.0
±
1.0*
3.0
±
1.3
16.0
±
1.0*
4.0
±
1.3
20.0
±
1.0*
5.0
±
1.4
24.0
±
1.0*
6.0
±
1.4
40.0
±
1.0
8.0
±
1.4
50.0
±
1.0
10.0
±
1.5
60.0
±
1.2
12.0
±
1.5
75.0
±
1.5
15.0
±
1.5
100
±
2.0
20.0
±
2.0
125
±
2.5
25.0
±
2.5
150
±
3.0
30.0
±
3.0
200
±
4.0
40.0
±
4.0
250
±
5.0
50.0
±
5.0
INPUT RESTRICTIONS
RECOMMENDED
ABSOLUTE
Max Freq
Min P.W.
Max Freq
Min P.W.
27.8 MHz
18.0 ns
166.7 MHz
3.00 ns
23.8 MHz
21.0 ns
153.8 MHz
3.25 ns
20.8 MHz
24.0 ns
142.8 MHz
3.50 ns
18.5 MHz
27.0 ns
133.3 MHz
3.75 ns
16.7 MHz
30.0 ns
125.0 MHz
4.00 ns
13.9 MHz
36.0 ns
111.1 MHz
4.50 ns
11.9 MHz
42.0 ns
100.0 MHz
5.00 ns
10.4 MHz
48.0 ns
83.3 MHz
6.00 ns
8.33 MHz
60.0 ns
62.5 MHz
8.00 ns
6.67 MHz
75.0 ns
50.0 MHz
10.00 ns
5.56 MHz
90.0 ns
41.7 MHz
12.00 ns
4.42 MHz
113 ns
33.3 MHz
15.00 ns
3.33 MHz
150 ns
25.0 MHz
20.00 ns
2.66 MHz
188 ns
20.0 MHz
25.00 ns
2.22 MHz
225 ns
16.7 MHz
30.00 ns
1.67 MHz
300 ns
12.5 MHz
40.00 ns
1.33 MHz
375 ns
10.0 MHz
50.00 ns
* Total delay referenced to Tap1 output; Input-to-Tap1 = 7.5ns
±
1.5ns
NOTE: Any dash number between 1 and 50 not shown is also available as standard product
2002
Data Delay Devices
Doc #01015
11/8/01
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
Help!!! About the electronic clock designed by combining 89c2051 and ds1302. . .
Could any experts tell me how to use p13->clk and p14->i/o to realize data transmission and how to write the program?...
wangyuguo379 51mcu
Where is the best place to place the angle sensor?
[i=s]This post was last edited by paulhyde on 2014-9-15 03:35[/i] Where is the best place to put the angle sensor?...
fdz13622026182 Electronics Design Contest
How to convert a quartz watch to indicate 24-hour time?
How to make a quartz watch indicate time in 24 hours?...
tyx001 Embedded System
LPC1343
Apply for LPC1343 development board!...
ydm0634 NXP MCU
Have you documented the project you developed? See how foreigners do it. Friends who want to participate in project management, please come and have a look
[indent][font=黑体][size=6]Business trip report[/size][/font] [font=Arial] [/font][font=黑体][size=5]Introduction[/size][/font] [font=宋体] I was on a business trip to the Swedish Research Institute from Au...
hanker510 Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 493  1971  237  484  713  10  40  5  15  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号