3D3424D-50 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 3D3424D-50

3D3424D-50: DescriptionMONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE; Categorylogic logic; File Size164KB，6 Pages; ManufacturerData Delay Devices; Environmental Compliance

Download Datasheet Parametric View All

3D3424D-50 Overview

MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE

3D3424D-50 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	SOIC
package instruction	ROHS COMPLIANT, SOIC-14
Contacts	14
Reach Compliance Code	compli
series	3424
Input frequency maximum value (fmax)	0.44 MHz
JESD-30 code	R-PDSO-G14
length	8.695 mm
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	1
Number of taps/steps	4
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
programmable delay line	YES
Certification status	Not Qualified
Maximum seat height	1.82 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	759 ns
width	3.9 mm
Base Number Matches	1

Preview

Download Datasheet

View All

3D3424

MONOLITHIC QUAD 4-BIT

PROGRAMMABLE DELAY LINE

(SERIES 3D3424)

FEATURES

•

Four indep’t programmable lines on a single chip

All-silicon CMOS technology

Low quiescent current (5mA typical)

Leading- and trailing-edge accuracy

Vapor phase, IR and wave solderable

Increment range:

1ns through 300ns

Delay tolerance:

3% or 2ns (see Table 1)

Line-to-line matching:

1% or 1ns typical

Temperature stability:

±1.5%

typical (-40C to 85C)

Vdd stability:

±0.5%

typical (3.0V to 3.6V)

Minimum input pulse width:

10% of total delay

GND

PACKAGES

VDD

GND

VDD

DIP-14

3D3424-xx

SOIC-14

3D3424D-xx

For mechanical dimensions, click

here

For package marking details, click

here

FUNCTIONAL DESCRIPTION

The 3D3424 device is a small, versatile, quad 4-bit programmable

monolithic delay line. Delay values, programmed via the serial interface,

can be independently varied over 15 equal steps. The step size (in ns) is

determined by the device dash number. Each input is reproduced at the

corresponding output without inversion, shifted in time as per user

selection. For each line, the delay time is given by:

= T0 + A

* TI

PIN DESCRIPTIONS

I1-I4

O1-O4

VDD

GND

Signal Inputs

Signal Outputs

Address Latch In

Serial Clock In

Serial Data In

Serial Data Out

3.3V

Ground

where T0 is the inherent delay, A

is the delay address of the n-th line

and TI is the delay increment (dash number). The desired addresses are

shifted into the device via the SC and SI inputs, and the addresses are latched using the AL input. The

serial interface can also be used to enable/disable each delay line. The 3D3424 operates at 3.3 volts and

has a typical T0 of 9ns. The 3D3424 is CMOS-compatible, capable of sourcing or sinking 4mA loads, and

features both rising- and falling-edge accuracy. The device is offered in a standard 14-pin auto-insertable

DIP and a space saving surface mount 14-pin SOIC.

TABLE 1: PART NUMBER SPECIFICATIONS

Part

Number

3D3424-1

3D3424-1.5

3D3424-2

3D3424-4

3D3424-5

3D3424-10

3D3424-15

3D3424-20

3D3424-40

3D3424-50

3D3424-100

3D3424-200

3D3424-300

DELAYS & TOLERANCES (NS)

Delay

Inherent

Total

Relative

Step

Delay

Tolerance

1.0

0.50 9.0

2.0

24.0

2.0 3% or 0.50ns

1.5

0.75 9.0

2.0

31.5

2.0 3% or 0.50ns

2.0

1.00 9.0

2.0

39.0

2.0 3% or 0.75ns

4.0

2.00 9.0

2.0

69.0

2.0 3% or 0.75ns

5.0

2.50 9.0

2.0

84.0

2.5 3% or 0.75ns

2.50 9.0

2.0

159

5.0 3% or 1.25ns

3.75 9.0

2.0

234

7.5 3% or 1.88ns

5.00 9.0

2.0

309

10 3% or 2.50ns

10.0 9.0

2.0

609

20 3% or 5.00ns

10.0 9.0

2.0

759

25 3% or 6.25ns

100

12.5 9.0

2.0

1509

50 3% or 12.5ns

200

20.0 9.0

2.0 3009

100 3% or 25.0ns

300

30.0 9.0

2.0 4509

150 3% or 37.5ns

INPUT RESTRICTIONS

Max Frequency

Min Pulse Width

Recom’d Absolute Recom’d

Absolute

13.8 MHz 166 MHz

36 ns

3.0 ns

10.5 MHz 111 MHz

48 ns

4.5 ns

8.5 MHz

83 MHz

59 ns

6.0 ns

4.8 MHz

41 MHz

104 ns

12.0 ns

4.0 MHz

33 MHz

126 ns

15.0 ns

2.1 MHz

33 MHz

239 ns

15.0 ns

1.4 MHz

22 MHz

351 ns

22.5 ns

1.0 MHz

16 MHz

464 ns

30.0 ns

550 KHz

8.3 MHz

914 ns

60.0 ns

440 KHz

6.6 MHz

1.2 us

75.0 ns

220 KHz

3.3 MHz

2.3 us

150 ns

110 KHz

1.6 MHz

4.5 us

300 ns

74 KHz

1.1 MHz

6.8 us

450 ns

NOTE: Any increment between 1ns and 300ns not shown is also available as standard

See page 4 for details regarding input restrictions

2006

Data Delay Devices

Doc #06020

6/6/2006

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

Recommended Resources

Interface circuit for automatic counting using electronic counter b

Circuit b for controlling three electrical appliances with a single wire

Xidao brand LBL-238, LBL-330, (UKS26), (UKS36) refrigerator circuit

Dynamic scanning display circuit with 5-digit decimal counting

Single tuned amplifier circuit

810E computer motherboard circuit diagram_25

Discharge needle under the common mode inductor: I checked a lot on the Internet, and they all said that the discharge needle is to provide a discharge circuit, and discharge through the air when high voltage is applied. It is relatively easy to pas...; eeko2005 Power technology

Recommend a very practical current measurement tool: [font=微软雅黑][size=5]Because I don't have a desktop multimeter[/size][/font] [font=微软雅黑][size=5]Recently, a very practical current measurement tool has been used in many low-power measurement applicatio...; littleshrimp MCU

Angle sensor????????? Does anyone know? ?: Thank you for your help! ! ! ! ! ! ! ! ! !...; heenjun MCU

"Communication System Design Based on Verilog HDL" Materials: Good information, communication system design example!...; eeleader FPGA/CPLD

StarCore, built to compete with DSP, faces bankruptcy: August 10, 2006International Electronic BusinessWill Strauss, president of market research firm Forward Concepts, recently said that StarCore LLC, a digital signal processor (DSP) licensing company fo...; fighting DSP and ARM Processors

There are new boards and self-used boards.: [i=s] This post was last edited by 1399866558 on 2019-1-9 11:22 [/i] [size=3][color=rgb(61, 61, 61)][font=arial, "][url=https://detail.tmall.com/item.htm?id=558159269715&ad_id=&am_id=&cm_id=1401053355...; 1399866558 Buy&Sell

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components