SI5335C-B06560-GM datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> SI5335C-B06560-GM

SI5335C-B06560-GM: Description4-OUTPUT, ANY FREQUENCY(<350MHZ); CategoryThe embedded processor and controller Microcontrollers and processors; File Size2MB，47 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

SI5335C-B06560-GM Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SI5335C-B06560-GM	-	-	View	Buy Now

SI5335C-B06560-GM Overview

4-OUTPUT, ANY FREQUENCY(<350MHZ)

SI5335C-B06560-GM Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	HVQCCN,
Reach Compliance Code	compliant
Other features	ALSO OPERATES AT 2.5V AND 3.3V NOMINAL SUPPLY
JESD-30 code	S-XQCC-N24
JESD-609 code	e4
length	4 mm
Number of terminals	24
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output clock frequency	350 MHz
Package body material	UNSPECIFIED
encapsulated code	HVQCCN
Package shape	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260
Master clock/crystal nominal frequency	350 MHz
Maximum seat height	0.9 mm
Maximum supply voltage	1.98 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Gold (Au)
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	4 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, PROCESSOR SPECIFIC

Preview

Download Datasheet

View All

Si5335

-C

USTOMIZABLE

, A

- F

REQUENCY

, A

- O

U TP U T

UAD

LOCK

ENERATOR

U FF E R

Features



Low power MultiSynth™ technology

enables independent, any-frequency

synthesis of four frequencies



Configurable as a clock generator or

clock buffer device



Three independent, user-assignable, pin-

selectable device configurations

Highly-configurable output drivers with

up to four differential outputs, eight

single-ended clock outputs, or a

combination of both



Low phase jitter of 0.7 ps RMS



Flexible input reference:



External



CMOS



crystal: 25 or 27 MHz

input: 10 to 200 MHz



SSTL/HSTL input: 10 to 350 MHz



Differential input: 10 to 350 MHz



1 to 250 MHz

1 to 200 MHz



SSTL/HSTL: 1 to 350 MHz



CMOS:

CLK1A

CLK1B

VDDO1

VDDO2

CLK2A

CLK2B



Wide temperature range: –40 to

+85 °C

XA/CLKIN

XB/CLKINB

GND

Pad

Applications



Description

The Si5335 is a highly flexible clock generator capable of synthesizing four completely

non-integer-related frequencies up to 350 MHz. The device has four banks of outputs

with each bank supporting one differential pair or two single-ended outputs. Using

Silicon Laboratories' patented MultiSynth fractional divider technology, all outputs are

guaranteed to have 0 ppm frequency synthesis error regardless of configuration,

enabling the replacement of multiple clock ICs and crystal oscillators with a single

device. The Si5335 supports up to three independent, pin-selectable device

configurations, enabling one device to replace three separate clock generators or

buffer ICs. To ease system design, up to five user-assignable and pin-selectable

control pins are provided, supporting PCIe-compliant spread spectrum control, master

and/or individual output enables, frequency plan selection, and device reset. Two

selectable PLL loop bandwidths support jitter attenuation in applications, such as PCIe

and DSL. Through its flexible ClockBuilder™ (www.silabs.com/ClockBuilder) web

configuration utility, factory-customized, pin-controlled devices are available in two

weeks without minimum order quantity restrictions. Measuring PCIe clock jitter is quick

and easy with the Silicon Labs PCIe Clock Jitter Tool. Download it for free at

www.silabs.com/pcie-learningcenter.

Rev. 1.4 12/15

VDDO3

CLK3B

CLK3A

Ethernet switch/router

PCI Express Gen 1/2/3/4

PCIe jitter attenuation

DSL jitter attenuation

Broadcast video/audio timing



Processor and FPGA clocking

MSAN/DSLAM/PON

Fibre Channel, SAN

Telecom line cards

1 GbE and 10 GbE

VDD

LOS



HCSL:



mA (PLL mode)



12 mA (Buffer mode)

CLK0A

CLK0B

VDD

VDDO0



LVPECL/LVDS/CML:

1 to 350 MHz

RSVD_GND

Independently configurable outputs

support any frequency or format:

Independent output voltage per driver:

1.5, 1.8, 2.5, or 3.3 V

Single supply core with excellent

PSRR: 1.8, 2.5, 3.3 V

Up to five user-assignable pin

functions simplify system design:

SSENB (spread spectrum control),

RESET, Master OEB or OEB per pin,

and Frequency plan select

(FS1, FS0)

Loss of signal alarm

PCIe Gen 1/2/3/4 common clock

compliant

PCIe Gen 3 SRNS Compliant

Two selectable loop bandwidth

settings: 1.6 MHz or 475 kHz

Easy to customize with web-based

utility

Small size: 4 x 4 mm, 24-QFN

Low power (core):

Ordering Information:

See page 41.

Pin Assignments

Top View

Si5335

Si5335

ABLE

Section

ONTENTS

Page

1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

2. Typical PCIe System Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

3. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

3.1. Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

3.2. MultiSynth Technology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

3.3. ClockBuilder Web-Customization Utility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

3.4. Input Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

3.5. Input and Output Frequency Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

3.6. Multi-Function Control Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

3.7. Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

3.8. Frequency Select/Device Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

3.9. Loss-of-Signal Alarm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

3.10. Output Stage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

4. Power Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

5. Spread Spectrum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

6. Jitter Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

7. Power Supply Considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

8. Loop Bandwidth Considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

9. Applications of the Si5335 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

9.1. Free-Running Clock Generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

9.2. Synchronous Frequency Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

9.3. Configurable Universal Buffer and Level Translator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

10. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

11. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

12. Package Outline: 24-Lead QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

13. Recommended PCB Land Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

14. Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

14.1. Si5335 Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

14.2. Top Marking Explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

15. Device Errata . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

Rev. 1.4

Recommended Resources

Radio remote control detonation circuit

Discrete component DC boost circuit diagram

Amplifier timer.gif

Emitter follower and inverter combined application circuit

Dual 100uA current source REF200 circuit diagram

Graphical interface circuit

I bought a ZT303 multimeter.: A few days ago, I took advantage of the 30% off for 3 items promotion on JD.com and bought a ZT303 4.5-digit multimeter. The original price was 175, but after buying a few stainless steel screws with ...; dcexpert DIY/Open Source Hardware

How to configure 6410 OTG to use as host?: How to configure 6410 OTG to use as host?...; williams Embedded System

Design techniques for machine learning algorithm generation (provided by ST official, Chinese subtitles): The head of artificial intelligence at ST in Asia Pacific explains some key concepts and tips to pay attention to when starting a new machine learning project design. Everyone is welcome to post quest...; nmg MEMS sensors

In the early stages of DSP system design, is CPLD needed to increase wiring flexibility?: In the early stages of DSP system design, is CPLD needed to increase wiring flexibility? I have made several boards before and encountered unreasonable IO port design, which led to the need to redo th...; weipingying DSP and ARM Processors

Compilation error of windML3.0: I installed Tornado2.2.1 (for MIPS) and windML3.0. When compiling WindML library files, I encountered the following error. Please analyze it. Thank you. The subdirectory or file D:\Tornado2.2_MIPS\tar...; tonylc Embedded System

I would like to ask if anyone has made a PCB proof of EasyDrive 4.4. I recently bought some parts and want to make one.: I would like to ask if anyone has made a PCB proof of EasyDrive 4.4. I recently bought some parts and want to make one.Or if anyone has made one and didn't use it, please share some with me....; a252284222 PCB Design

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components