EEWORLDEEWORLDEEWORLD

Part Number

Search

511BBA99M9980BAG

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

511BBA99M9980BAG Online Shopping

Suppliers Part Number Price MOQ In stock  
511BBA99M9980BAG - - View Buy Now

511BBA99M9980BAG Overview

SINGLE FREQUENCY XO, OE PIN 1

511BBA99M9980BAG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency99.998MHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±25ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)23mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Height - Installation (maximum)0.050"(1.28mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
Zhejiang Province Electronic Design Competition Topic C: Design Discussion of Lock-in Amplifier
Question C: Design of Lock-in Amplifier 1. Task Design and manufacture a lock-in amplifier (LIA) for detecting weak signals. The basic block diagram of the lock-in amplifier is shown in Figure 1. 2. R...
貌似祸害 Electronics Design Contest
This is a camera development board, but where is the camera?
There is a camera module on the black board in the picture below. Can you find where the camera is?If we compare this Toshiba Bluetooth module https://bbs.eeworld.com.cn/thread-1163165-1-1.html to a g...
littleshrimp Special Edition for Assessment Centres
Wireless Module
Wireless module website http://www.tianyi-dz.com qq:472230383...
wq100 Embedded System
SymInitialize problem of Modelsim simulation
Has anyone encountered this problem: # SymInitialize: The system cannot find the specified path library.I have never encountered this before, and I didn't find it in the Modelsim manual. Google is not...
samerice FPGA/CPLD
On the road, let's go together
This morning I went to Huawei's South Research Institute to take a computer test. There were three questions in total, from easy to difficult, with scores of 100, 200 and 300 respectively. For the Hua...
qiwan Talking about work
DSP 28335 ADC sampling rate issue
What is the maximum sampling rate of the ADC of 28335? Is it 12.5Msps? I tested it with a 0.5MHz square wave signal, and the result showed that there were only 10 points in one cycle, that is, the sam...
YUCHAO Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 906  2529  2058  2208  325  19  51  42  45  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号