EEWORLDEEWORLDEEWORLD

Part Number

Search

510ECB156M250AAGR

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

510ECB156M250AAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
510ECB156M250AAGR - - View Buy Now

510ECB156M250AAGR Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

510ECB156M250AAGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency156.25MHz
Functionenable/disable
outputLVPECL
Voltage - Power2.5V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)43mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
Automotive Electronics Standards
Many companies and people are now engaged in automotive electronics, but what are the product standards? Especially for newly developed ECU products, how to conduct experiments and what experiments to...
songbo Automotive Electronics
Combining FPGA and structured ASIC design
由于结构化ASIC具有单位成本低、功耗低、性能高和转换快(fast turnaound)等特点,越来越多的先进系统设计工程师正在考虑予以采用。在结构化ASIC中,像通用逻辑门、存储器、锁相环和I/O缓存这些功能性资源都嵌在芯片内部经过预设计和预验证的基层中。然后,该层和顶部少数金属互联层一起完成定制。比起从头开始创建ASIC来说,这种方法可大幅缩短设计时间。仅在芯片少数金属层上配置电路,不仅可以降...
lll FPGA/CPLD
EVC modification IP compilation problem
After adding a startup program to a complete program, the function of modifying the IP fails to compile. E:\S3C2440PCS\S3C2440PCSDlg.cpp(104): error C2065: 'IOCTL_NDIS_GET_ADAPTER_NAMES': undeclared i...
csaner Embedded System
ARM Linux driver writing requires the use of fiq, who can give an example?
I need to use fiq when writing arm linux driver. Can anyone give me an example? How to apply, disable, enable? It seems much more complicated than using irq. In addition, why does the function report ...
squall1900 Linux and Android
C floating point number has only 7 significant digits
1. Compilation environment uses keil (C51 microcontroller) 2. Code: float abc; abc=1000000;([color=#ff0000]7 digits[/color]) abc=abc+0.1; 3. But the result abc is still 1000000 (7 digits) instead of 1...
husion MCU
Freescale HCS08 & Coldfire v1 MCU I2C Tutorial
The last GPIO tutorial we wrote is applicable to Freescale HCS08 and Coldfire V1 series...
bluehacker NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2862  1807  1945  208  754  58  37  40  5  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号