3640GA102MAT3A datasheet, PDF - EEWORLD Datasheet

3640GA102MAT3A: DescriptionCAP CER 1000PF 2KV C0G/NP0 3640; CategoryPassive components capacitor; File Size6MB，144 Pages; ManufacturerAVX; Environmental Compliance

Download Datasheet Parametric View All

3640GA102MAT3A Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	3640GA102MAT3A	-	-	View	Buy Now

CAP CER 1000PF 2KV C0G/NP0 3640

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	AVX
package instruction	, 3640
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	26 weeks
capacitance	0.001 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	2.794 mm
JESD-609 code	e3
length	10.2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR, 13 Inch
positive tolerance	20%
Rated (DC) voltage (URdc)	2000 V
size code	3640
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	9.14 mm
Base Number Matches	1

I also want to ask about CAN.: I did a CAN test on STM32F103VBT6, using TI's VP230 driver. The voltage on pin 230 is correct. The high-speed mode and slope control mode are not working. The program is fine because the same program ...; xuyangsuccess stm32/stm8

Can this diagram be used in this way?: Because the IO of the microcontroller is 5V, and the sensor signal is 24V, I hope that the sensor can cut off the signal of the optocoupler while the IO controls the optocoupler. Because the IO of the...; sky999 PCB Design

About downloading programs using emulator: Question: When downloading the program using JT-LINK's SW method, what are the requirements for the high and low levels of the BOOT0 and BOOT1 pins?...; 深圳小花 MCU

本周精彩博文分享: [b][size=3][color=black][url=http://www.deyisupport.com/blog/b/msp430/archive/2016/05/25/msp-mcu-i2c.aspx][b][size=3][color=black]MSP MCU I2C Getting Started Guide[/color][/size][/b][/url][/color][/si...; 橙色凯 TI Technology Forum

[FPGA Open Source Tutorial Series] Chapter 10 8-bit 7-segment digital tube driving experiment: [align=center][color=#000][size=15px][size=6][b]8[/b][b]bit[/b][b]7[/b][b]segment digital tube driving experiment[/b][/size][/size][/color][/align][align=center][color=#000][size=15px][flash=500,375]h...; 芯航线跑堂 FPGA/CPLD

Calling the Viterbi kernel: I'm working on the Viterbi decoder recently. I don't know if anyone has the manual for the viterbi core. When I call it, I get a lot of errors like Error (204009): Can't generate netlist output files ...; 'Friday FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components