EEWORLDEEWORLDEEWORLD

Part Number

Search

514CCC000215AAGR

Description
ANY FREQUENCY I2C PROGRAMMABLE X
CategoryPassive components   
File Size746KB,38 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

514CCC000215AAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
514CCC000215AAGR - - View Buy Now

514CCC000215AAGR Overview

ANY FREQUENCY I2C PROGRAMMABLE X

514CCC000215AAGR Parametric

Parameter NameAttribute value
typeXO (Standard)
FunctionEnable/Disable (Reprogrammable)
outputCMOS
Voltage - Power2.97 V ~ 3.63 V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)26mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Si514
A
N Y
-F
REQUENCY
I
2
C P
R OG R A MM A B L E
X O ( 1 0 0 k H
Z
Features
TO
250 MH
Z
)
Programmable to any frequency
from 100 kHz to 250 MHz
0.026 ppb frequency tuning
resolution
Glitch suppression on OE, power
on and frequency transitions
Low jitter operation
2- to 4-week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO for power supply
noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Industry standard 5x7, 3.2x5, and
2.5x3.2 mm packages
–40 to 85
o
C operation
Si5602
5x7mm, 3.2x5mm
2.5x3.2mm
Ordering Information:
See page 28.
Applications
All-digital PLLs
DAC+ VCXO replacement
SONET/SDH/OTN
3G-SDI/HD-SDI/SDI
Pin Assignments:
See page 27.
Datacom
Industrial automation
FPGA/ASIC clock generation
FPGA synchronization
SDA
SCL
GND
1
2
3
6
5
4
V
DD
Description
The Si514 user-programmable I
2
C XO utilizes Silicon Laboratories' advanced PLL
technology to provide any frequency from 100 kHz to 250 MHz with programming
resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and
Silicon Labs’ proprietary DSPLL synthesizer to generate any frequency across this
range using simple I
2
C commands. Ultra-fine tuning resolution replaces DACs and
VCXOs with an all-digital PLL solution that improves performance where
synchronization is necessary or in free-running reference clock applications. This
solution provides superior supply noise rejection, simplifying low jitter clock
generation in noisy environments. Crystal ESR and DLD are individually
production-tested to guarantee performance and enhance reliability.
The Si514 is factory-configurable for a wide variety of user specifications, including
startup frequency, I
2
C address, supply voltage, output format, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long lead
times and non-recurring engineering charges associated with custom frequency
oscillators.
CLK–
CLK+
Functional Block Diagram
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si514
Asking a hardware expert to help solve an FPGA input problem
//Sound process processing void rangeprocess(long int nMyRange,long int nMyPDelay) { //float screenvalue; long int nTotal; long int nDiv; long int nAverage,nResidual,temp; int i,j; //nResidualAverage,...
夏日冰纯 The Industrial Cloud
I encountered another problem using DialogBar
There is a DialogBar and a CListctrl in the View window. The functions to be implemented are: There are Open, Delete and other buttons on the DialogBar, which are disabled initially. When the stylus i...
panshiowen Embedded System
Trend of Ultra-Small Power Supplies
[p=30, null, left][font=宋体][color=#8b0000] [/color]In recent years, various electronic products have developed towards miniaturization and micro-miniaturization, and have entered people's lives in the...
qwqwqw2088 Analogue and Mixed Signal
Why doesn't Quartus II have a can ip?
Is there any routine I can refer to? There are not many on the Internet. Thank you....
tianma123 FPGA/CPLD
【Transfer】Design method of capacitor life
[font=微软雅黑][size=4][color=#000000]This article mainly calculates the ripple current and then uses the thermal equivalent model of the capacitor to calculate the temperature of the center point of the ...
wstt Power technology
[Ming Deyang] Share a large amount of FPGA design skills learning materials
[font=宋体][size=4][b] 1. How to simulate ISE IP core in MODELSIM[/b] Ming Deyang shared the method of simulating XILINX project with IP core in MODELSIM, teaching you step by step how to add simulation...
njiggih FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 814  2728  2862  322  2069  17  55  58  7  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号