EEWORLDEEWORLDEEWORLD

Part Number

Search

534PC002426DGR

Description
QUAD FREQUENCY XO, OE PIN 2
CategoryPassive components   
File Size445KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

534PC002426DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
534PC002426DGR - - View Buy Now

534PC002426DGR Overview

QUAD FREQUENCY XO, OE PIN 2

534PC002426DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
Frequency - Output 112MHz
Frequency - Output 250MHz
Frequency - Output 350MHz
Frequency - Output 450MHz
Functionenable/disable
outputCMOS
Voltage - Power3.3V
frequency stability±7ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)88mA
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Package/casing8-SMD, no leads
Current - Power (disabled) (maximum)75mA
Si534
R
EVISION
D
Q
UAD
F
R E Q U E N C Y
C
RYSTAL
O
S C I L L A T O R
(XO)
(10 M H
Z TO
1 . 4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
Four selectable output frequencies
®
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
FS[1]
7
NC
OE
GND
1
2
3
8
FS[0]
6
5
4
V
DD
Description
The Si534 quad frequency XO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a low jitter clock at high frequencies. The Si534
is available with any-rate output frequency from 10 to 945 MHz and select
frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is
required for each output frequency, the Si534 uses one fixed crystal to
provide a wide range of output frequencies. This IC-based approach allows
the crystal resonator to provide exceptional frequency stability and reliability.
In addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low jitter clocks in noisy environments
typically found in communication systems. The Si534 IC-based XO is factory
configurable for a wide variety of user specifications including frequency,
supply voltage, output format, and temperature stability. Specific
configurations are factory programmed at time of shipment, thereby
eliminating long lead times associated with custom oscillators.
CLK–
CLK+
(LVDS/LVPECL/CML)
FS[1]
7
NC
OE
GND
1
2
3
8
FS[0]
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
FS[1]
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
FS[0]
(CMOS)
OE
GND
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si534
Ask for some questions about WinCE Driver development
I just switched to WinCE driver development, so many questions are still unclear. Please help me answer the development requirements: Scanner and other driver development on WinCE. Current status: XP ...
sailorking Embedded System
Computer memory slot
My computer always freezes and displays a blue screen. I don't know what the problem is, but it always gets better when I reinsert the memory. For example, sometimes it is very slow to unzip files, bu...
gjchao Embedded System
A masterpiece by a tech geek, haha
:titter:It's Friday, take it easy...
yaoniming3k Talking
Lierda - "Embedded Learning Practice for College Students--Based on MSP430 Series" Supporting Materials
Supporting materials for "Embedded Learning Practice for College Students--Based on MSP430 Series" written by Lierda This is the supporting program ------------------------- to qualify for the flash s...
IC爬虫 Microcontroller MCU
Fast Implementation of FPGA Division
In the process of digital signal processing, F-port GA is often used for division operation, but the built-in division method C0re takes too much time and the effect is not good. Is there any division...
eeleader FPGA/CPLD
A brand new technical exchange forum, a comprehensive technical exchange forum for A51, C51, PIC, audio, DIY,
A brand new technical exchange forum, a comprehensive technical exchange forum for A51, C51, PIC, audio, DIY, now recruiting moderators, interested parties please contact QQ117272304 http://515151.uu1...
chunrol Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 790  1585  1077  1917  580  16  32  22  39  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号