EEWORLDEEWORLDEEWORLD

Part Number

Search

514NBA000118AAGR

Description
ANY FREQUENCY I2C PROGRAMMABLE X
CategoryPassive components   
File Size746KB,38 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

514NBA000118AAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
514NBA000118AAGR - - View Buy Now

514NBA000118AAGR Overview

ANY FREQUENCY I2C PROGRAMMABLE X

514NBA000118AAGR Parametric

Parameter NameAttribute value
typeXO (Standard)
Available frequency range100kHz ~ 212.5MHz
Functionenable/disable
outputCMOS, dual channel (free)
Voltage - Power2.97 V ~ 3.63 V
frequency stability±25ppm
Frequency stability (overall)±50ppm
Operating temperature-40°C ~ 85°C
spread spectrum bandwidth-
Current - Power (maximum)26mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Si514
A
N Y
-F
REQUENCY
I
2
C P
R OG R A MM A B L E
X O ( 1 0 0 k H
Z
Features
TO
250 MH
Z
)
Programmable to any frequency
from 100 kHz to 250 MHz
0.026 ppb frequency tuning
resolution
Glitch suppression on OE, power
on and frequency transitions
Low jitter operation
2- to 4-week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO for power supply
noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Industry standard 5x7, 3.2x5, and
2.5x3.2 mm packages
–40 to 85
o
C operation
Si5602
5x7mm, 3.2x5mm
2.5x3.2mm
Ordering Information:
See page 28.
Applications
All-digital PLLs
DAC+ VCXO replacement
SONET/SDH/OTN
3G-SDI/HD-SDI/SDI
Pin Assignments:
See page 27.
Datacom
Industrial automation
FPGA/ASIC clock generation
FPGA synchronization
SDA
SCL
GND
1
2
3
6
5
4
V
DD
Description
The Si514 user-programmable I
2
C XO utilizes Silicon Laboratories' advanced PLL
technology to provide any frequency from 100 kHz to 250 MHz with programming
resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and
Silicon Labs’ proprietary DSPLL synthesizer to generate any frequency across this
range using simple I
2
C commands. Ultra-fine tuning resolution replaces DACs and
VCXOs with an all-digital PLL solution that improves performance where
synchronization is necessary or in free-running reference clock applications. This
solution provides superior supply noise rejection, simplifying low jitter clock
generation in noisy environments. Crystal ESR and DLD are individually
production-tested to guarantee performance and enhance reliability.
The Si514 is factory-configurable for a wide variety of user specifications, including
startup frequency, I
2
C address, supply voltage, output format, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long lead
times and non-recurring engineering charges associated with custom frequency
oscillators.
CLK–
CLK+
Functional Block Diagram
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si514
Medication Wizard Pill Box
Medication Wizard Pill Box Author:lehuijie1. Introduction of the workIntroduction: It is mainly aimed at the elderly or patients with chronic diseases who need to take medicine for a long time, and re...
lehuijie onsemi and Avnet IoT Innovation Design Competition
CC3200 and Gizwits Cloud data interaction
I have connected CC3200 to Gizwits Cloud, but I don't know how to make them interact with each other. For example, if I want to add a data point on Gizwits Cloud as a switch to control the LED on CC32...
yanhk Wireless Connectivity
[PCB Design] A brief discussion on the importance of DDR2 in PCB wiring design
The quality of PCB wiring design directly affects whether the hardware circuit can work properly or how fast it runs. In high-speed digital PCB design, DDR2 is a very common high-speed cache device, a...
kdyhdl Integrated technical exchanges
Some notes on posting in ZIGBEE section
[align=center] [p=30, 2, left][color=#ff0000]Recently, I have seen many similar posts on the forum, such as why the terminal node cannot receive the coordinator data, etc. For such posts, in order to ...
wateras1 RF/Wirelessly
There is a problem with the inner electrical layer segmentation. Let the experts take a look.
[size=14px]There is no power network in the highlighted part of the inner electrical layer image. Should I set this part of the network to GND or NO Net or divide it into a power network? I don't know...
li6666 PCB Design
[Help and discussion] Some grounding issues!
1. Is it better to have a single point grounding around the crystal oscillator, or does it not matter if there are multiple points? In the circuit I laid out, there are several capacitors of the VIDEO...
iTsmy MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1787  1633  602  1693  857  36  33  13  35  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号